Experimental determination of the frequency factor of thermal annealing processes in metal-oxide-semiconductor gate-oxide structures

被引:22
作者
Saigne, F
Dusseau, L
Albert, L
Fesquet, J
Gasiot, J
David, JP
Ecoffet, R
Schrimpf, RD
Galloway, KF
机构
[1] OFF NATL ETUD & RECH AEROSP,CERT,DERTS,F-31055 TOULOUSE,FRANCE
[2] CTR NATL ETUD SPATIALES,F-31055 TOULOUSE,FRANCE
[3] VANDERBILT UNIV,DEPT ELECT & COMP ENGN,NASHVILLE,TN 37235
关键词
D O I
10.1063/1.365721
中图分类号
O59 [应用物理学];
学科分类号
摘要
Radiation-induced trapped charge annealing processes in the gate and field oxides of metal-oxide-semiconductor field-effect transistors are thermally activated. The activation energy and the frequency factor are related to the relaxation time constant by an Arrhenius law. A simple measurement of the relaxation time constant defines the activation energy, frequency factor (E, nu) pair. Choosing arbitrarily a ''realistic'' frequency factor corresponds to determining a characteristic energy, on which depends any subsequent annealing prediction. A controversy exists about the appropriate value of nu for silicon dioxide, with published values ranging from 1x10(7) to 1x10(14) s(-1). In this paper, a new method is presented that yields values for both frequency factor and activation energy. This method leads to an unexpectedly low (but consistent) value of nu (about 1x10(7) s(-1)) when applied to three different devices, obtained from three different manufacturers. The experimental procedure and the results for all three cases are presented and discussed. (C) 1997 American Institute of Physics.
引用
收藏
页码:4102 / 4107
页数:6
相关论文
共 50 条
  • [1] Gate-oxide integrity in metal-oxide-semiconductor structures with Ti-polycide gates for ULSI applications
    Yonsei Univ, Seoul, Korea, Republic of
    Thin Solid Films, 1-2 (56-59):
  • [2] Gate-oxide integrity in metal-oxide-semiconductor structures with Ti-polycide gates for ULSI applications
    Ko, DH
    Lee, NI
    Kim, YW
    Lee, MY
    THIN SOLID FILMS, 1998, 326 (1-2) : 56 - 59
  • [3] Effect of Thermal Annealing on the GaN Metal-Oxide-Semiconductor Capacitors with Gallium Oxide Gate Layer
    Lee, Ming-Lun
    Mue, T. S.
    Sheu, J. K.
    Chang, K. H.
    Tu, S. J.
    Hsueh, T. H.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (11) : H1019 - H1022
  • [4] RF ANNEALING MECHANISMS IN METAL-OXIDE-SEMICONDUCTOR STRUCTURES - AN EXPERIMENTAL SIMULATION
    MA, TP
    CHIN, MR
    JOURNAL OF APPLIED PHYSICS, 1980, 51 (10) : 5458 - 5463
  • [5] Determination of electron trap distribution in the gate-oxide region of the deep submicron metal-oxide-semiconductor structure from direct tunneling gate current
    Chowdhury, MM
    Zaman, SU
    Haque, A
    Khan, MR
    APPLIED PHYSICS LETTERS, 2002, 80 (12) : 2123 - 2125
  • [6] Effects of thermal nitrided gate-oxide thickness on 4H silicon-carbide-based metal-oxide-semiconductor characteristics
    Cheong, Kuan Yew
    Bahng, Wook
    Kim, Nam-Kyun
    APPLIED PHYSICS LETTERS, 2007, 90 (01)
  • [7] Comparison of methods for φMS factor determination in metal-oxide-semiconductor (MOS) structures
    Przewlocki, H.
    Electron Technology (Warsaw), 1993, 26 (04):
  • [8] INFLUENCE OF RAPID THERMAL ANNEALING ON THE ELECTRICAL CHARACTERISTICS OF GAAS METAL-OXIDE-SEMICONDUCTOR STRUCTURES WITH A DOUBLE OXIDE LAYER
    EFTEKHARI, G
    THIN SOLID FILMS, 1995, 257 (01) : 110 - 115
  • [9] RAPID THERMAL ANNEALING AND THE ANOMALOUS THRESHOLD VOLTAGE SHIFT OF METAL-OXIDE-SEMICONDUCTOR STRUCTURE IN N+ POLYCRYSTALLINE SILICON GATE COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR TECHNOLOGY
    FANG, YK
    HSIEH, JC
    CHEN, CW
    KOUNG, CH
    TSAI, NS
    LEE, JY
    TSENG, FC
    APPLIED PHYSICS LETTERS, 1992, 61 (04) : 447 - 449
  • [10] Transient capacitance in metal-oxide-semiconductor structures with stacked gate dielectrics
    Goto, M
    Higuchi, K
    Torii, K
    Hasunuma, R
    Yamabe, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (11B): : 7826 - 7830