A 10-GS/s 8-bit SiGe ADC with Isolated 4x4 Analog Input Multiplexer

被引：0

作者：

Wu, Danyu ^{[1
]}

Zhou, Lei ^{[1
]}

Liu, Huasen ^{[1
]}

Huang, Yinkun ^{[1
]}

Luan, Jian ^{[1
]}

Guo, Xuan ^{[1
]}

Wu, Jin ^{[1
]}

Liu, Xinyu ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Microelect, High Frequency High Voltage Device & Integrated C, Beijing, Peoples R China

来源：

2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2019年

关键词：

Analog to Digital converter; analog input multiplexer; SiGe BiCMOS; Time-Interleaved; TRACK-AND-HOLD; FLASH ADC; NYQUIST;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a time-interleaved 10GS/s 8bit ADC fabricated in 0.18 mu m SiGe BiCMOS technology has been demonstrated. The proposed 4x4 input multiplexer allows the ADC to support 1/2/4-channel sampling modes with no compromised isolation and input bandwidth. In the THA stage, a switched emitter follower (SEF) topology with delayed dummy clock is introduced to minimize the output overshot effect of the SEF. The measurement result shows that the ADC has a SFDR >43dBc over the entire Nyquist frequency. It has an effective number of bits (ENOB) about 6.6 at low frequency and dropping to 5.5 at 5GHz.

引用

收藏

页数：4

相关论文

共 9 条

[1] A 1-GSample/s 10-b full nyquist silicon bipolar Track&Hold IC [J].

Baumheinrich, T ;

Pregardier, B ;

Langmann, U .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :1951-1960

[2] Low-power GS/s track-and-hold with 10-b resolution at nyquist in SiGeBiCMOS [J].

Boni, Andrea ;

Parenti, Matteo ;

Vecchi, Davide .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (06) :429-433

[3] A 6-GS/s 9.5-b Single-Core Pipelined Folding-Interpolating ADC With 7.3 ENOB and 52.7-dBc SFDR in the Second Nyquist Band in 0.25-μm SiGe-BiCMOS [J].

Buck, M. ;

Groezing, M. ;

Bieg, R. ;

Digel, J. ;

Du, X. -Q. ;

Thomas, P. ;

Berroth, M. ;

Epp, M. ;

Rauscher, J. ;

Schlumpp, M. .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (02) :414-422

[4]

Landolt O., 2012, P 8 C PH D RES MICR, P1

[5] A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees [J].

Shahramian, Shahriar ;

Voinigescu, Sorin P. ;

Carusone, Anthony Chan .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (06) :1709-1720

[6] A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency [J].

Taft, Robert C. ;

Francese, Pier Andrea ;

Tursi, Maria Rosaria ;

Hidri, Ols ;

MacKenzie, Alan ;

Hoehn, Tobias ;

Schmitz, Philipp ;

Werker, Heinz ;

Glenny, Andrew .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3294-3304

[7] An 8-bit 2-gsample/s folding-interpolating analog-to-digital converter in SiGe technology [J].

Vessal, F ;

Salama, CAT .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :238-241

[8]

Wu DY, 2013, IEEE BIPOL BICMOS, P69, DOI 10.1109/BCTM.2013.6798146

[9] A 1-V 1.25-GS/S 8-bit self-calibrated flash ADC in 90-nm digital CMOS [J].

Yu, Hairong ;

Chang, Mau-Chung Frank .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (07) :668-672