Horizontal, Stacked or Vertical Silicon Nanowires: Does it Matter from a Low-Frequency Noise Perspective?

被引：2

作者：

Simoen, Eddy ^{[1
]}

de Oliveira, Alberto Vinicius ^{[2
]}

Der Agopian, Paula Ghedini ^{[3
,4
]}

Ritzenthaler, Romain ^{[1
]}

Mertens, Hans ^{[1
]}

Horiguchi, Naoto ^{[1
]}

Martino, Joao Antonio ^{[4
]}

Claeys, Cor ^{[5
]}

Veloso, Anabela ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

[2] UTFPR, Campus Toledo, Toledo, Parana, Brazil

[3] Sao Paulo State Univ, UNESP, Sao Joao Da Boa Vista, Brazil

[4] Univ Sao Paulo, LSI PSI USP, Sao Paulo, Brazil

[5] Katholieke Univ Leuven, EE Depart, Kasteelpk Arenberg 10, B-3001 Leuven, Belgium

来源：

2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS) | 2020年

关键词：

Gate-All-Around; Nanowires; Nanosheets; Low-frequency noise; IMPACT; JUNCTIONLESS; METAL;

D O I：

10.1109/EUROSOI-ULIS49407.2020.9365338

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work reviews the low-frequency noise performance of different flavors of silicon Gate-All-Around Nanowire (NW) (or Nanosheet - NS) transistors. For the horizontal devices, the 1/f-like noise is dominated by the number fluctuations mechanism, so that the Power Spectral Density (PSD) is directly proportional with the trap density in the gate stack. The impact of different process options and device architectures (junctionless versus inversion mode) is discussed. Overall, it is found that the average 1/f noise PSD is reducing going from single NW transistors on Silicon-on-Insulator substrates, to stacked horizontal NS devices and, finally, vertical NW FETs. In the latter case, white noise may dominate the lowfrequency noise spectrum.

引用

页数：6

共 50 条

[1] Low frequency noise performance of horizontal, stacked and vertical silicon nanowire MOSFETs
Simoen, Eddy
de Oliveira, Alberto Vinicius
Der Agopian, Paula Ghedini
Ritzenthaler, Romain
Mertens, Hans
Horiguchi, Naoto
Martino, Joao Antonio
Claeys, Cor
Veloso, Anabela
SOLID-STATE ELECTRONICS, 2021, 184 (184)
[2] Low-Frequency Noise in Vertically Stacked Si n-Channel Nanosheet FETs
de Oliveira, Alberto V.
Veloso, Anabela
Claeys, Cor
Horiguchi, Naoto
Simoen, Eddy
IEEE ELECTRON DEVICE LETTERS, 2020, 41 (03) : 317 - 320
[3] Influence of Minority Carrier Gas Donors on Low-Frequency Noise in Silicon Nanowires
Fobelets, K.
Meghani, M.
Li, C.
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (06) : 1176 - 1180
[4] Impact of the channel doping on the low-frequency noise of silicon vertical nanowire pFETs
Simoen, Eddy
Veloso, Anabela
Matagne, Philippe
Claeys, Cor
SOLID-STATE ELECTRONICS, 2022, 194
[5] On the Asymmetry of the DC and Low-Frequency Noise Characteristics of Vertical Nanowire pMOSFETs with Bulk Source Contact
Simoen, Eddy
Veloso, Anabela
Matagne, Philippe
2021 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2021,
[6] On the asymmetry of the DC and low-frequency noise characteristics of vertical nanowire MOSFETs with bulk source contact
Simoen, Eddy
Veloso, Anabela
Matagne, Philippe
SOLID-STATE ELECTRONICS, 2022, 191
[7] Investigation of Low-Frequency Noise in Silicon Nanowire MOSFETs
Zhuge, Jing
Wang, Runsheng
Huang, Ru
Tian, Yu
Zhang, Liangliang
Kim, Dong-Won
Park, Donggun
Wang, Yangyuan
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 57 - 60
[8] Refined DC and Low-Frequency Noise Characterization at Room and Cryogenic Temperatures of Vertically Stacked Silicon Nanosheet FETs
Cretu, Bogdan
Veloso, Anabela
Simoen, Eddy
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (01) : 254 - 260
[9] Low-frequency noise of integrated poly-silicon resistors
Brederlow, R
Weber, W
Dahl, C
Schmitt-Landsiedel, D
Thewes, R
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (06) : 1180 - 1187
[10] Low-frequency noise assessment of the silicon passivation of Ge pMOSFETs
Simoen, E.
Firrincieli, A.
Leys, F.
Loo, R.
De Jaeger, B.
Mitard, J.
Claeys, C.
THIN SOLID FILMS, 2010, 518 (09) : 2493 - 2496

← 1 2 3 4 5 →