Novel method to calculate the probability of silicon damage of DRAM based on the process control capability

The method of calculating the defect probability of silicon damage is demonstrated in this paper. The calculated probability is based on the manufacturing capability of lithography and etching process on dimension and overlay control. An useful equation is derived to calculate the defect probability of silicon damage. This method is helpful on determining suitable process control specifications on dimension and overlay for defect reduction and yield improvement.