A hybrid energy-estimation technique for extensible processors

被引:8
作者
Fei, YS [1 ]
Ravi, S
Raghunathan, A
Jha, NK
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
[2] NEC Labs Amer Inc, Princeton, NJ 08540 USA
关键词
application-specific instruction set processor (ASIPs); energy estimation; extensible processor; macromodel;
D O I
10.1109/TCAD.2004.826546
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present an efficient and accurate methodology for estimating the energy consumption of application programs running on extensible processors. Extensible processors, which are getting increasingly popular in embedded system design, allow a designer to customize a base processor core through instruction set extensions. Existing processor energy macromodeling techniques are not applicable to extensible processors, since they assume that the instruction set architecture as well as the underlying structural description of the micro-architecture remain fixed. Our solution to the above problem is a hybrid energy macromodel suitably parameterized to estimate the energy consumption of an application running on the corresponding application-specific extended processor instance, which incorporates any custom instruction extension. Such a characterization is facilitated by careful selection of macromodel parameters/variables that can capture both the functional and structural aspects of the execution of a program on an extensible processor. Another feature of the proposed energy characterization flow is the use of regression analysis to build the macromodel. Regression analysis allows for in-situ characterization, thus allowing arbitrary test programs to. be used during macromodel construction. We validated the proposed methodology by characterizing the energy consumption of a state-of-the-art extensible processor (Tensilica's Xtensa). We used the macromodel to analyze the energy consumption of several benchmark applications with custom instructions. The mean absolute error in the macromodel estimates is only 3.3%, when compared to the energy values obtained by a commercial tool operating on the synthesized register-transfer level (RTL) description of the custom processor. Our approach achieves an average speedup of three orders of magnitude over the commercial RTL energy estimator. Our experiments show that the proposed methodology also achieves good relative accuracy, which is essential in energy optimization studies. Hence, our technique is both efficient and accurate.
引用
收藏
页码:652 / 664
页数:13
相关论文
共 31 条
  • [1] [Anonymous], PERFORMANCE BASED DE
  • [2] [Anonymous], 1998, MODERN APPL STAT S P
  • [3] An instruction-level power analysis model with data dependency
    Ascia, G
    Catania, V
    Palesi, M
    Sarta, D
    [J]. VLSI DESIGN, 2001, 12 (02) : 245 - 273
  • [4] Static power modeling of 32-bit microprocessors
    Brandolese, C
    Salice, F
    Fornaciari, W
    Sciuto, D
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) : 1306 - 1316
  • [5] Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
  • [6] Chatterjee S., 2015, REGRESSION ANAL EXAM
  • [7] Power minimization derived from architectural-usage of VLIW processors
    Gebotys, C
    Gebotys, R
    Wiratunga, S
    [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 308 - 311
  • [8] Xtensa: A configurable and extensible processor
    Gonzalez, RE
    [J]. IEEE MICRO, 2000, 20 (02) : 60 - 70
  • [9] Rabaey J.M., 1996, LOW POWER DESIGN MET
  • [10] Raghunathan A., 1998, High-level power analysis and optimization