Design of High-Speed Dual Port 8T SRAM Cell with Simultaneous and Parallel READ-WRITE Feature

被引：0

作者：

Aura, Shourin Rahman ^{[1
]}

Huq, S. M. Ishraqul ^{[1
]}

Biswas, Satyendra N. ^{[1
]}

机构：

[1] Ahsanullah Univ Sci & Technol, Dept Elect & Elect Engn, Dhaka, Bangladesh

来源：

INTERNATIONAL JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING SYSTEMS | 2022年 / 13卷 / 09期

关键词：

SRAM; CMOS; dual port; figure of merit;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An innovative 8 transistor (8T) static random access memory (SRAM) architecture with a simple and reliable read operation is presented in this study. LTspice software is used to implement the suggested topology in the 16nm predictive technology model (PTM). Investigations into and comparisons with conventional 6T, 8T, 9T, and 10T SRAM cells have been made regarding read and write operations' delay and power consumption as well as power delay product (PDP). The simulation outcomes show that the suggested design offers the fastest read operation and PDP optimization overall. Compared to the current 6T and 9T topologies, the noise margin is also enhanced. Finally, the comparison of the figure of merit (FoM) indicates the best efficiency of the proposed design.

引用

页码：823 / 829

页数：7

共 20 条

[1] Abhishek A., 2014, INT J ENG RES, VApplications4, P574
[2] Azizi-Mazreah A., 2008, INT J ELECT COMPUTER, V2, P35
[3] Design and analysis of CMOS based 6T SRAM cell at different technology nodes
Devi, Meenakshi
Madhu, Charu
Garg, Nidhi
[J]. MATERIALS TODAY-PROCEEDINGS, 2020, 28 : 1695 - 1700
[4] Pentavariate Vmin Analysis of a Subthreshold 10T SRAM Bit Cell With Variation Tolerant Write and Divided Bit-Line Read
Gupta, Shourya
Gupta, Kirti
Pandey, Neeta
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) : 3326 - 3337
[5] A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations
He, Yajuan
Zhang, Jiubai
Wu, Xiaoqing
Si, Xin
Zhen, Shaowei
Zhang, Bo
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (10) : 2344 - 2353
[6] Kumar ASVSVPD, 2018, 2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), P2218, DOI 10.1109/ICRIEECE44171.2018.9009119
[7] A Review on Performance Evaluation of Different Low Power SRAM Cells in Nano-Scale Era
Kumar, Harekrishna
Tomar, V. K.
[J]. WIRELESS PERSONAL COMMUNICATIONS, 2021, 117 (03) : 1959 - 1984
[8] Kumar Y., 2016, INT J COMPUTER APPL, P32
[9] Performance Evaluation of 14 nm FinFET-Based 6T SRAM Cell Functionality for DC and Transient Circuit Analysis
Lim, Wei
Chin, Huei Chaeng
Lim, Cheng Siong
Tan, Michael Loong Peng
[J]. JOURNAL OF NANOMATERIALS, 2014, 2014
[10] Majumdar B., 2011, 2011 International Conference on Recent Trends in Information Systems (ReTIS), P169, DOI 10.1109/ReTIS.2011.6146862

← 1 2 →