Design and implementation for static Huffman encoding hardware with parallel shifting algorithm

被引:0
|
作者
Lee, T [1 ]
Park, J [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn, Seoul 151742, South Korea
关键词
D O I
暂无
中图分类号
TL [原子能技术]; O571 [原子核物理学];
学科分类号
0827 ; 082701 ;
摘要
This paper presents an implementation of static Huffman encoding hardware for real-time lossless compression in the ECAL of the CMS detector. The construction of the Huffman encoding hardware shows an implementation for optimizing its logic size. The number of logic gates of the parallel shift operation for the hardware is analyzed. Two kinds of implementation methods of the parallel shift operation are compared in aspect of logic size. The experiment with the hardware on a simulated ECAIL environment covering 99.9999% of original distribution shows promising result with the simulation that the compression rate was 4.0039 and the maximum length of the stored data in the input buffer was 44.
引用
收藏
页码:1314 / 1318
页数:5
相关论文
共 50 条
  • [31] Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms
    Rana, Vincenzo
    Beretta, Ivan
    Atienza, David
    Nacci, Alessandro A.
    Santambrogio, Marco D.
    Sciuto, Donatella
    IEEE DESIGN & TEST, 2013, 30 (04) : 71 - 80
  • [32] Speed and resource issues on algorithm design and implementation with hardware
    Dai, ZB
    Zhang, SX
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 588 - 591
  • [33] Design and implementation of a practical parallel Delaunay algorithm
    Blelloch, GE
    Hardwick, JC
    Miller, GL
    Talmor, D
    ALGORITHMICA, 1999, 24 (3-4) : 243 - 269
  • [34] DESIGN AND IMPLEMENTATION OF A PARALLEL MARKOWITZ THRESHOLD ALGORITHM
    Davis, Timothy A.
    Duff, Iain S.
    Nakov, Stojce
    SIAM JOURNAL ON MATRIX ANALYSIS AND APPLICATIONS, 2020, 41 (02) : 573 - 590
  • [35] Design and Implementation of a Practical Parallel Delaunay Algorithm
    G. E. Blelloch
    G. L. Miller
    J. C. Hardwick
    D. Talmor
    Algorithmica, 1999, 24 : 243 - 269
  • [36] Huffman Coding Method Based on Parallel Implementation of FPGA
    Chen, Yi
    Wan, Guo Chun
    Tang, Ling Yi
    Tong, Mei Song
    2017 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2017, : 2207 - 2211
  • [37] AN EFFICIENT, PARALLEL-SYMMETRIC THINNING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
    BOURBAKIS, NG
    JANG, W
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 23 (1-5): : 115 - 121
  • [38] Auto implementation of parallel hardware architecture for Aho-Corasick algorithm
    M. Najam-ul-Islam
    Fatima Tu Zahra
    Atif Raza Jafri
    Roman Shah
    Masood ul Hassan
    Muhammad Rashid
    Design Automation for Embedded Systems, 2022, 26 : 29 - 53
  • [39] Parallel hardware implementation of the brain storm optimization algorithm using FPGAs
    Hassanein, Ahmed
    El-Abd, Mohammed
    Damaj, Issam
    Rehman, Haseeb Ur
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 74
  • [40] Auto implementation of parallel hardware architecture for Aho-Corasick algorithm
    Najam-ul-Islam, M.
    Zahra, Fatima Tu
    Jafri, Atif Raza
    Shah, Roman
    ul Hassan, Masood
    Rashid, Muhammad
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2022, 26 (01) : 29 - 53