共 10 条
- [2] USE OF MINIMUM-ADDER MULTIPLIER BLOCKS IN FIR DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (09): : 569 - 577
- [3] HARTLEY R, 1991, P IEEE INT S CIRC SY, P1992
- [5] MINIMUM NUMBER OF ADDERS FOR IMPLEMENTING A MULTIPLIER AND ITS APPLICATION TO THE DESIGN OF MULTIPLIERLESS DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (07): : 453 - 460
- [6] DECOMPOSITION OF BINARY INTEGERS INTO SIGNED POWER-OF-2 TERMS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (06): : 667 - 672
- [7] DESIGN OF DISCRETE-COEFFICIENT-VALUE LINEAR-PHASE FIR FILTERS WITH OPTIMUM NORMALIZED PEAK RIPPLE MAGNITUDE [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (12): : 1480 - 1486
- [8] AN IMPROVED SEARCH ALGORITHM FOR THE DESIGN OF MULTIPLIERLESS FIR FILTERS WITH POWERS-OF-2 COEFFICIENTS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 1044 - 1047
- [9] Yagyu M, 1996, IEICE T FUND ELECTR, VE79A, P283
- [10] YAGYU M, 1995, P IEEE INT S CIRCUIT, P277