共 17 条
[1]
Cao Y, 2013, ISSCC DIG TECH PAP I, V56, P186, DOI 10.1109/ISSCC.2013.6487693
[3]
Gürleyük C, 2018, ISSCC DIG TECH PAP I, P54, DOI 10.1109/ISSCC.2018.8310180
[5]
Keng-Jan Hsiao, 2012, 2012 IEEE Symposium on VLSI Circuits, P14, DOI 10.1109/VLSIC.2012.6243766
[6]
Koo J, 2017, ISSCC DIG TECH PAP I, P94, DOI 10.1109/ISSCC.2017.7870277
[8]
Liu NX, 2018, PROC EUR SOLID-STATE, P150, DOI 10.1109/ESSCIRC.2018.8494338
[9]
Mikulic J, 2017, ESSCIRC 2017 - 43RD IEEE EUROPEAN SOLID STATE CIRCUITS CONFERENCE, P95, DOI 10.1109/ESSCIRC.2017.8094534