Hot carrier reliability study in body-tied fin-type field effect transistors

被引:3
作者
Han, Jin-Woo
Lee, Choong-Ho
Park, Donggun
Choi, Yang-Kyu
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Div Elect Engn, Taejon 305701, South Korea
[2] Samsung Elect Co Ltd, Semicond R&D Ctr, Yongin 499711, South Korea
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2006年 / 45卷 / 4B期
关键词
body-tied FinFET; hot-carrier effect; reliability; impact ionization; substrate current; device lifetime;
D O I
10.1143/JJAP.45.3101
中图分类号
O59 [应用物理学];
学科分类号
摘要
Hot-carrier effects in body-tied fin-type field effect transistors (FinFETs) are investigated. As the gate bias increases, coupling effects of two gates facing each other suppress the lateral channel electric field more effectively at double gate metal oxide FETs (MOSFETs) than at single gate MOSFETs. In double gate FinFETs, this effect is even further enhanced when the fin width is narrowed. The Substrate current produced by an impact ionization process becomes large as fin width increases. In the generalized substrate Current model, the maximum substrate current bias condition is approximately V-G/V-D similar to 0.5. However, in the double-gate FinFETs, it was (V-G - V-T)/V-D similar to 0.3. There are two competing stress conditions: the maximum substrate current condition, and the maximum gate current condition. Device degradation is compared for various fin widths after both type of stress. It was found that the maximum substrate current stress condition degraded the device more significantly. The narrow fin is more immune to both stress biases than the wide fin. Thus, the narrow fin is appropriate for further device scaling and reliability. The supply voltage which corresponds to a 10-years lifetime was 1.31 V for the worst hot-carrier stress case.
引用
收藏
页码:3101 / 3105
页数:5
相关论文
共 9 条
  • [1] A SIMPLE METHOD TO CHARACTERIZE SUBSTRATE CURRENT IN MOSFETS
    CHAN, TY
    KO, PK
    HU, C
    [J]. IEEE ELECTRON DEVICE LETTERS, 1984, 5 (12) : 505 - 507
  • [2] Choi Y. K., 2001, IEDM, P421
  • [3] Choi YK, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P177
  • [4] INTERFACE STATE CREATION AND CHARGE TRAPPING IN THE MEDIUM-TO-HIGH GATE VOLTAGE RANGE (VD/2-GREATER-THAN-OR-EQUAL-TO-VG-GREATER-THAN-OR-EQUAL-TO-VD) DURING HOT-CARRIER STRESSING OF N-MOS TRANSISTORS
    DOYLE, B
    BOURCERIE, M
    MARCHETAUX, JC
    BOUDOU, A
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) : 744 - 754
  • [5] HOT-ELECTRON-INDUCED MOSFET DEGRADATION - MODEL, MONITOR, AND IMPROVEMENT
    HU, CM
    TAM, SC
    HSU, FC
    KO, PK
    CHAN, TY
    TERRILL, KW
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 375 - 385
  • [6] LEE CH, 2005, INT C SOL STAT DEV M, P185
  • [7] HOT-CARRIER EFFECTS IN THIN-FILM FULLY DEPLETED SOI MOSFETS
    MA, ZJ
    WANN, HJ
    CHAN, M
    KING, JC
    CHENG, YC
    KO, PK
    HU, C
    [J]. IEEE ELECTRON DEVICE LETTERS, 1994, 15 (06) : 218 - 220
  • [8] PARK T, 2003, TECH DIG S VLSI TECH, P135
  • [9] Approximation of the length of velocity saturation region in MOSFET's
    Wong, H
    Poon, MC
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 2033 - 2036