A 10b 25MS/s 4.8mW 0.13um CMOS ADC for digital multimedia broadcasting applications

被引：3

作者：

Cho, Young-Jae ^{[1
]}

Sa, Doo-Hwan ^{[1
]}

Kim, Yong-Woo ^{[1
]}

Lee, Kyung-Hoon ^{[1
]}

Choi, Hee-Cheol ^{[1
]}

Lee, Seung-Hoon ^{[1
]}

Jeon, Young-Deuk ^{[2
]}

Lee, Seung-Chul ^{[2
]}

Kwon, Jong-Kee ^{[2
]}

机构：

[1] Sogang Univ, Dept Elect Engn, 1 Sinsoo Dong, Seoul 121742, South Korea

[2] Elect & Telecommun Res Inst, Sensor Signal Proc Team, Daejeon 305600, South Korea

来源：

PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2006年

关键词：

D O I：

10.1109/CICC.2006.320892

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 10b two-stage pipeline ADC implemented in a 0.13um CMOS operates at dual sampling clock rates of 25MS/s and 10MS/s based on a switched-bias power-reduction technique for low-power system applications. The prototype ADC shows a maximum SNDR and SFDR of 56dB and 65dB at all sampling rates up to 25MS/s. The ADC occupies an active die area of 0.8mm(2) and consumes 4.8mW at 25MS/s and 2.4mW at 10MS/s, respectively, at a 1.2V supply.

引用

页码：497 / 500

页数：4

共 50 条

[41] A 1.4-V 25-mW 600-MS/s 6-bit folding and interpolating ADC in 0.13-mu m CMOS
Lin Li
Ren Junyan
Ye Fan
JOURNAL OF SEMICONDUCTORS, 2010, 31 (02)
[42] A 9.08 ENOB 10b 400MS/s Subranging SAR ADC with Subsetted CDAC and PDAS in 40nm CMOS
Yu, Qiang
Zhou, Xiong
Hu, Kefeng
Huang, Zijian
Chen, Haiwen
Si, Xin
Yang, Jinda
Li, Qiang
ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 391 - 394
[43] A 1.8V fully embedded 10b 160MS/s two-step ADC in 0.18μm CMOS
Clara, MT
Wiesbauer, A
Kuttner, F
PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 437 - 440
[44] A 550μW 10b 40MS/s SAR ADC with Multistep Addition-only Digital Error Correction
Cho, Sang-Hyun
Lee, Chang-Kyo
Kwon, Jong-Kee
Ryu, Seung-Tak
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
[45] A 97mW 110MS/s 12b pipeline ADC implemented in 0.18μm digital CMOS
Andersen, TN
Briskemyr, A
Telsto, F
Bjornsen, J
Bonnerud, TE
Hernes, B
Moldsvor, O
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 247 - 250
[46] A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS
Doris, Kostas
Janssen, Erwin
Nani, Claudio
Zanikopoulos, Athon
van der Weide, Gerard
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) : 2821 - 2833
[47] A 97mW 110MS/s 12b pipeline ADC implemented in 0.18μm digital CMOS
Andersen, TN
Briskemyr, A
Telsto, F
Bjornsen, J
Bonnerud, TE
Hernes, B
Moldsvor, O
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2005, : 219 - 222
[48] An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm(2)
Bult, K
Buchwald, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) : 1887 - 1895
[49] A low-voltage 3 mW 10-bit 4MS/s pipeline ADC in digital CMOS for sensor interfacing
Vaz, B
Goes, J
Moto, R
Neto, J
Monteiro, R
Paulino, N
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4074 - 4077
[50] A3 V 10b 100 MS/s digital-to-analog converter for cable modem applications
Park, J
Lee, SC
Yoon, JS
Lee, SH
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2000, 46 (04) : 1043 - 1047

← 1 2 3 4 5 →