Lifting-Based Fractional Wavelet Filter: Energy-Efficient DWT Architecture for Low-Cost Wearable Sensors

被引:1
作者
Tausif, Mohd [1 ]
Khan, Ekram [2 ]
Hasan, Mohd [2 ]
Reisslein, Martin [3 ]
机构
[1] Univ Beira Interior, Dept Informat, Fac Engn, Covilha, Portugal
[2] Aligarh Muslim Univ, Dept Elect Engn, Zakir Husain Coll Engn & Technol, Aligarh 202002, Uttar Pradesh, India
[3] Arizona State Univ, Sch Elect Comp & Energy Engn, Goldwater Ctr, East Tyler Mall 650,MC 5706, Tempe, AZ 85287 USA
关键词
COMPRESSION SCHEME; VLSI ARCHITECTURE; TRANSFORM; IOT; DEVICES; COMPLEXITY; VIDEO; CONSTRUCTION; TECHNOLOGIES; CHALLENGES;
D O I
10.1155/2020/8823689
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes and evaluates the LFrWF, a novel lifting-based architecture to compute the discrete wavelet transform (DWT) of images using the fractional wavelet filter (FrWF). In order to reduce the memory requirement of the proposed architecture, only one image line is read into a buffer at a time. Aside from an LFrWF version with multipliers, i.e., the LFrWFm, we develop a multiplier-less LFrWF version, i.e., the LFrWFml, which reduces the critical path delay (CPD) to the delay Ta of an adder. The proposed LFrWFm and LFrWFml architectures are compared in terms of the required adders, multipliers, memory, and critical path delay with state-of-the-art DWT architectures. Moreover, the proposed LFrWFm and LFrWFml architectures, along with the state-of-the-art FrWF architectures (with multipliers (FrWFm) and without multipliers (FrWFml)) are compared through implementation on the same FPGA board. The LFrWFm requires 22% less look-up tables (LUT), 34% less flip-flops (FF), and 50% less compute cycles (CC) and consumes 65% less energy than the FrWFm. Also, the proposed LFrWFml architecture requires 50% less CC and consumes 43% less energy than the FrWFml. Thus, the proposed LFrWFm and LFrWFml architectures appear suitable for computing the DWT of images on wearable sensors.
引用
收藏
页数:13
相关论文
共 89 条
[11]   Trading off quality and complexity for a HVQ-based video codec on portable devices [J].
Cagnazzo, Marco ;
Delfino, Francesco ;
Vollero, Luca ;
Zinicola, Andrea .
JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2006, 17 (03) :564-572
[12]   Hardware compression scheme based on low complexity arithmetic encoding for low power image transmission over WSNs [J].
Chefi, Ahmed ;
Soudani, Adel ;
Sicard, Gilles .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2014, 68 (03) :193-200
[13]   Efficient architecture of variable size HEVC 2D-DCT for FPGA platforms [J].
Chen, Min ;
Zhang, Yuanzhi ;
Lu, Chao .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 73 :1-8
[14]   Detection of Two-Level Inverter Open-Circuit Fault Using a Combined DWT-NN Approach [J].
Cherif, Bilal Djamal Eddine ;
Bendiabdellah, Azeddine .
JOURNAL OF CONTROL SCIENCE AND ENGINEERING, 2018, 2018
[15]   Visual Sensors Hardware Platforms: A Review [J].
Costa, Daniel G. .
IEEE SENSORS JOURNAL, 2020, 20 (08) :4025-4033
[16]   High-performance hardware architectures for multi-level lifting-based discrete wavelet transform [J].
Darji, Anand D. ;
Kushwah, Shailendra Singh ;
Merchant, Shabbir N. ;
Chandorkar, Arun N. .
EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2014,
[17]   Tiled-Block Image Reconstruction by Wavelet-Based, Parallel-Filtered Back-Projection [J].
Escobedo, Jorge Guevara ;
Ozanyan, Krikor B. .
IEEE SENSORS JOURNAL, 2016, 16 (12) :4839-4846
[18]   Towards the Decentralised Cloud: Survey on Approaches and Challenges for Mobile, Ad hoc, and Edge Computing [J].
Ferrer, Ana Juan ;
Manuel Marques, Joan ;
Jorba, Josep .
ACM COMPUTING SURVEYS, 2019, 51 (06)
[19]   The 2D wavelet transform on emerging architectures: GPUs and multicores [J].
Franco, Joaquin ;
Bernabe, Gregorio ;
Fernandez, Juan ;
Ujaldon, Manuel .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2012, 7 (03) :145-152
[20]   Parallel strategies for 2D Discrete Wavelet Transform in shared memory systems and GPUs [J].
Galiano, V. ;
Lopez, O. ;
Malumbres, M. P. ;
Migallon, H. .
JOURNAL OF SUPERCOMPUTING, 2013, 64 (01) :4-16