A high-performance hardware implementation of a survival-based genetic algorithm

被引:0
|
作者
Shackleford, B [1 ]
Okushi, E [1 ]
Yasuda, M [1 ]
Koizumi, H [1 ]
Seo, K [1 ]
Iwamoto, T [1 ]
Yasuura, H [1 ]
机构
[1] Hewlett Packard Labs, Palo Alto, CA 94304 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Genetic algorithms were described by Holland in 1975 as a method of solving difficult optimization problems by means of simulated evolution. A major drawback of genetic algorithms is their slowness when emulated by software on conventional computers. Described is an adaptation of the original genetic algorithm based upon survival of the fittest, rather than selection of the fittest, that is advantageous to hardware implementation along with the architecture and implementation of a hardware framework that performs the functions of population storage, selection, crossover, mutation, fitness evaluation, and survival determination. Programming of the genetic algorithm machine is illustrated with the set coverage problem that exhibits a 2,200X speed-up over software emulation on a 100 MHz workstation.
引用
收藏
页码:686 / 691
页数:6
相关论文
共 50 条
  • [31] A High Performance Hardware Implementation Image Encryption With AES Algorithm
    Farmani, Ali
    Jafari, Mohamad
    Miremadi, Seyed Sohrab
    THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011), 2011, 8009
  • [32] Implementation of High Performance Hardware Architecture of OpenSURF Algorithm on FPGA
    Fan, Xitian
    Wu, Chenlu
    Cao, Wei
    Zhou, Xuegong
    Wang, Shengye
    Wang, Lingli
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 152 - 159
  • [33] Efficient Implementation of a Genetic Algorithm for the Capacitated Vehicle Routing Problem on a High-Performance FPGA
    Heer, Maximilian Jakob
    Quevedo, Jose
    Abdelatti, Marwan F.
    Sendag, Resit
    Sodhi, Manbir
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 205 - 205
  • [34] A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine
    Barry Shackleford
    Greg Snider
    Richard J. Carter
    Etsuko Okushi
    Mitsuhiro Yasuda
    Katsuhiko Seo
    Hiroto Yasuura
    Genetic Programming and Evolvable Machines, 2001, 2 (1) : 33 - 60
  • [35] Sparse Polynomial Multiplication-based High-Performance Hardware Implementation for CRYSTALS-Dilithium
    Zhao, Hang
    Zhao, Cankun
    Zhu, Wenping
    Yang, Bohan
    Wei, Shaojun
    Liu, Leibo
    2024 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST, HOST, 2024, : 150 - 159
  • [36] Reconfigurable hardware implementation of the improved triple DES based on genetic algorithm
    Wang, Li
    Wang, Youren
    Yao, Rui
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2007, 14 : 569 - 573
  • [37] Gemini: A Novel Hardware and Software Implementation of High-performance PCIe SSD
    Yang Ou
    Nong Xiao
    Fang Liu
    Zhiguang Chen
    Wei Chen
    Lizhou Wu
    International Journal of Parallel Programming, 2017, 45 : 923 - 945
  • [38] Gemini: A Novel Hardware and Software Implementation of High-performance PCIe SSD
    Ou, Yang
    Xiao, Nong
    Liu, Fang
    Chen, Zhiguang
    Chen, Wei
    Wu, Lizhou
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2017, 45 (04) : 923 - 945
  • [39] High-Performance Hardware Implementation for RC4 Stream Cipher
    Gupta, Sourav Sen
    Chattopadhyay, Anupam
    Sinha, Koushik
    Maitra, Subhamoy
    Sinha, Bhabani P.
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (04) : 730 - 743
  • [40] General architecture for hardware implementation of Genetic Algorithm
    Tachibana, Tatsuhiro
    Murata, Yoshihiro
    Shibata, Naoki
    Yasumoto, Keiichi
    Ito, Minoru
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 291 - +