A high-performance hardware implementation of a survival-based genetic algorithm

被引:0
|
作者
Shackleford, B [1 ]
Okushi, E [1 ]
Yasuda, M [1 ]
Koizumi, H [1 ]
Seo, K [1 ]
Iwamoto, T [1 ]
Yasuura, H [1 ]
机构
[1] Hewlett Packard Labs, Palo Alto, CA 94304 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Genetic algorithms were described by Holland in 1975 as a method of solving difficult optimization problems by means of simulated evolution. A major drawback of genetic algorithms is their slowness when emulated by software on conventional computers. Described is an adaptation of the original genetic algorithm based upon survival of the fittest, rather than selection of the fittest, that is advantageous to hardware implementation along with the architecture and implementation of a hardware framework that performs the functions of population storage, selection, crossover, mutation, fitness evaluation, and survival determination. Programming of the genetic algorithm machine is illustrated with the set coverage problem that exhibits a 2,200X speed-up over software emulation on a 100 MHz workstation.
引用
收藏
页码:686 / 691
页数:6
相关论文
共 50 条
  • [21] A High-Performance Hardware Implementation of the LESS Digital Signature Scheme
    Beckwith, Luke
    Wallace, Robert
    Mohajerani, Kamyar
    Gaj, Kris
    POST-QUANTUM CRYPTOGRAPHY, PQCRYPTO 2023, 2023, 14154 : 57 - 90
  • [22] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    Nunez, Juan
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
  • [23] Hardware Implementation of High-Performance Polynomial Multiplication for KEM Saber
    Tu, Yazheng
    He, Pengzhou
    Lee, Chiou-Yng
    Chasaki, Danai
    Xie, Jiafeng
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1160 - 1164
  • [24] High-Performance Hardware Implementation of the KATAN Lightweight Cryptographic Cipher
    Al-Moselly, Muntaser
    Al-Haj, Ali
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (01)
  • [25] High-Performance Hardware Implementation of the Saber Key Encapsulation Protocol
    Li, Dejian
    Zhong, Junjie
    Cheng, Song
    Zhang, Yuantuo
    Gao, Shunxian
    Cui, Yijun
    ELECTRONICS, 2024, 13 (04)
  • [26] A High-Performance Parallel Implementation of the Chambolle Algorithm
    Akin, Abdulkadir
    Beretta, Ivan
    Nacci, Alessandro Antonio
    Rana, Vincenzo
    Santambrogio, Marco Domenico
    Atienza, David
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1436 - 1441
  • [27] Hardware Implementation of High-Performance Fuzzy Computations Based on Programmable Logic Integrated Circuits
    A. E. Vasil’ev
    G. S. Vasil’yanov
    D. F. Cabezas Tapia
    A. E. Pereverzev
    Nguyen Boi Hue
    Journal of Communications Technology and Electronics, 2017, 62 : 1414 - 1426
  • [28] High-performance Implementation of UAV MiniSAR Imaging Algorithm based on GPU
    Yuan, Xudong
    Luomei, Yixiang
    Liul, Jiaxuan
    Wang, Feng
    2021 7TH ASIA-PACIFIC CONFERENCE ON SYNTHETIC APERTURE RADAR (APSAR), 2021,
  • [29] A High-Performance FPGA-Based Implementation of the LZSS Compression Algorithm
    Shcherbakov, Ivan
    Weis, Christian
    Wehn, Norbert
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 449 - 453
  • [30] Hardware Implementation of High-Performance Fuzzy Computations Based on Programmable Logic Integrated Circuits
    Vasil'ev, A. E.
    Vasil'yanov, G. S.
    Tapia, D. F. Cabezas
    Pereverzev, A. E.
    Nguyen Boi Hue
    JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 2017, 62 (12) : 1414 - 1426