A high-performance hardware implementation of a survival-based genetic algorithm

被引:0
|
作者
Shackleford, B [1 ]
Okushi, E [1 ]
Yasuda, M [1 ]
Koizumi, H [1 ]
Seo, K [1 ]
Iwamoto, T [1 ]
Yasuura, H [1 ]
机构
[1] Hewlett Packard Labs, Palo Alto, CA 94304 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Genetic algorithms were described by Holland in 1975 as a method of solving difficult optimization problems by means of simulated evolution. A major drawback of genetic algorithms is their slowness when emulated by software on conventional computers. Described is an adaptation of the original genetic algorithm based upon survival of the fittest, rather than selection of the fittest, that is advantageous to hardware implementation along with the architecture and implementation of a hardware framework that performs the functions of population storage, selection, crossover, mutation, fitness evaluation, and survival determination. Programming of the genetic algorithm machine is illustrated with the set coverage problem that exhibits a 2,200X speed-up over software emulation on a 100 MHz workstation.
引用
收藏
页码:686 / 691
页数:6
相关论文
共 50 条
  • [1] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, Jinjung
    Choi, Yunho
    Lee, Chongho
    Chung, Duckjin
    IEICE Transactions on Electronics, 2002, E85-C (1 SPEC.) : 195 - 203
  • [2] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, J
    Choi, Y
    Lee, C
    Chung, D
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (01): : 195 - 203
  • [3] High-Performance Parallel Implementation of Genetic Algorithm on FPGA
    Torquato, Matheus F.
    Fernandes, Marcelo A. C.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (09) : 4014 - 4039
  • [4] High-Performance Parallel Implementation of Genetic Algorithm on FPGA
    Matheus F. Torquato
    Marcelo A. C. Fernandes
    Circuits, Systems, and Signal Processing, 2019, 38 : 4014 - 4039
  • [6] High-performance hardware implementation of the 3GPP algorithm KASUMI
    Zhao, Xue
    Guo, Shu-Xu
    Journal of China Universities of Posts and Telecommunications, 2006, 13 (01): : 60 - 62
  • [7] High-Performance Local Dimming Algorithm and Its Hardware Implementation for LCD Backlight
    Hsia, Shih-Chang
    Sheu, Ming-Hwa
    Chien, Jia-Ren Chang
    Wang, Shag-Kai
    JOURNAL OF DISPLAY TECHNOLOGY, 2013, 9 (07): : 527 - 535
  • [8] Hardware implementation of AES based on genetic algorithm
    Wang, Li
    Wang, Youren
    Yao, Rui
    Zhang, Zhai
    ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
  • [9] High-performance Hardware Architecture Design and Implementation of Ed25519 Algorithm
    Yu Bin
    Huang Hai
    Liu Zhiwei
    Zhao Shilei
    Na Ning
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (07) : 1821 - 1827
  • [10] HARDWARE IMPLEMENTATION OF A HIGH-PERFORMANCE TRIGGER SYSTEM
    GENTHER, SA
    EVEL, EA
    HEWLETT-PACKARD JOURNAL, 1986, 37 (04): : 26 - 32