SiO2 incorporation effects in Ge2Sb2Te5 films prepared by magnetron sputtering for phase change random access memory devices

被引:47
作者
Ryu, Seung Wook [1 ]
Oh, Jin Ho
Choi, Byung Joon
Hwang, Sung-Yeon
Hong, Suk Kyoung
Hwang, Cheol Seong
Kim, Hyeong Joon
机构
[1] Seoul Natl Univ, Sch Mat Sci & Engn, Seoul 151744, South Korea
[2] Seoul Natl Univ, Interuniv Semicond Res Ctr, Seoul 151744, South Korea
[3] Hynix Semicond Inc, Div Res & Dev, Ichon 467701, Kyoungki, South Korea
关键词
D O I
10.1149/1.2205120
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The phase change characteristics of Ge2Sb2Te5 (GST) films for phase change random access memory devices were improved by incorporating SiO2 into the GST film using cosputtering at room temperature. Isochronal annealing showed an increased resistivity of the crystallized GST films in proportion to the incorporated quantity of SiO2 which leads to a decrease in the writing current. SiO2 also inhibits crystallization of the amorphous GST film which can improve the long term stability of the metastable amorphous phase. (c) 2006 The Electrochemical Society.
引用
收藏
页码:G259 / G261
页数:3
相关论文
共 12 条
[1]   Highly manufacturable high density phase change memory of 64Mb and beyond [J].
Ahn, SJ ;
Song, YJ ;
Jeong, CW ;
Shin, JM ;
Fai, Y ;
Hwang, YN ;
Lee, SH ;
Ryoo, KC ;
Lee, SY ;
Park, JH ;
Horii, H ;
Ha, YH ;
Yi, JH ;
Kuh, BJ ;
Koh, GH ;
Jeong, GT ;
Jeong, HS ;
Kim, K ;
Ryu, BI .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :907-910
[2]  
Cho SL, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P96
[3]   Structural transformations of Ge2Sb2Te5 films studied by electrical resistance measurements [J].
Friedrich, I ;
Weidenhof, V ;
Njoroge, W ;
Franz, P ;
Wuttig, M .
JOURNAL OF APPLIED PHYSICS, 2000, 87 (09) :4130-4134
[4]  
HA YH, 2003, P 2003 S VLSI TECHN, P173
[5]  
Horii H., 2003, P S VLSI TECHN, V12B-5
[6]  
HUDGENS S, 2002, MAT RES B, V46, P829
[7]  
Hwang YN, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P893
[8]  
Lacaita AL, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P911
[9]  
Lai S, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P255
[10]   Low-cost and nanoscale non-volatile memory concept for future silicon chips [J].
Lankhorst, MHR ;
Ketelaars, BWSMM ;
Wolters, RAM .
NATURE MATERIALS, 2005, 4 (04) :347-352