Mobility and threshold-voltage comparison between (110)- and (100)-oriented ultrathin-body silicon MOSFETs

被引:46
作者
Tsutsui, Gen [1 ]
Hiramoto, Toshiro [1 ]
机构
[1] Univ Tokyo, Inst Ind Sci, Tokyo 1538505, Japan
关键词
double-gate (DG); mobility; out-of-plane effective mass; silicon-on-insulator (SOI); threshold voltage; ultrathin body (UTB); (100); (110);
D O I
10.1109/TED.2006.882397
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mobility and threshold-voltage (V-th) behavior in (110) and (100) ultrathin body (UTB) n- and p-MOSFETs are experimentally examined, and performance is compared between (110) and (100) UTB CMOSFETs based on the estimated propagation delay time. Out-of-plane effective mass (m(z)) is the key parameter that causes the difference in mobility and Vth behavior between (110) and (100). Large V-th increase and monotonic mobility degradation, as a decrease of the silicon-on-insulator (SOI) thickness, are observed in (110) UTB nMOSFETs due to a smaller m. than (100). Mobility enhancement in (100) UTB double-gate (DG) pMOSFETs is demonstrated, which may be attributable to volume inversion. Propagation delay time is estimated based on the measured mobility, and delay is improved by 30% in (110) UTB DG CMOSFETs compared to conventional bulk CMOSFETs.
引用
收藏
页码:2582 / 2588
页数:7
相关论文
共 53 条
  • [1] [Anonymous], IEDM DEC
  • [2] Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: A 3-D density-gradient simulation study
    Asenov, A
    Slavcheva, G
    Brown, AR
    Davies, JH
    Saini, S
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (04) : 722 - 729
  • [3] DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE
    BALESTRA, F
    CRISTOLOVEANU, S
    BENACHIR, M
    BRINI, J
    ELEWA, T
    [J]. IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) : 410 - 412
  • [4] RECESSED-CHANNEL STRUCTURE FOR FABRICATING ULTRATHIN SOI MOSFET WITH LOW SERIES RESISTANCE
    CHAN, MS
    ASSADERAGHI, F
    PARKE, SA
    HU, CM
    KO, PK
    [J]. IEEE ELECTRON DEVICE LETTERS, 1994, 15 (01) : 22 - 24
  • [5] Chang LL, 2003, IEEE CIRCUITS DEVICE, V19, P35
  • [6] Physically based modeling of low field electron mobility in ultrathin single- and double-gate SOI n-MOSFETs
    Esseni, D
    Abramo, A
    Selmi, L
    Sangiorgi, E
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2445 - 2455
  • [7] An experimental study of mobility enhancement in ultrathin SOI transistors operated in double-gate mode
    Esseni, D
    Mastrapasqua, M
    Celler, GK
    Fiegna, C
    Selmi, L
    Sangiorgi, E
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 802 - 808
  • [8] Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs
    Esseni, D
    Mastrapasqua, M
    Celler, GK
    Baumann, FH
    Fiegna, C
    Selmi, L
    Sangiorgi, E
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 671 - 674
  • [9] Six-band k•p calculation of the hole mobility in silicon inversion layers:: Dependence on surface orientation, strain, and silicon thickness
    Fischetti, MV
    Ren, Z
    Solomon, PM
    Yang, M
    Rim, K
    [J]. JOURNAL OF APPLIED PHYSICS, 2003, 94 (02) : 1079 - 1095
  • [10] Monte Carlo simulation of double-gate silicon-on-insulator inversion layers: The role of volume inversion
    Gamiz, F
    Fischetti, MV
    [J]. JOURNAL OF APPLIED PHYSICS, 2001, 89 (10) : 5478 - 5487