A Flexible Fixed-outline Floorplanning Methodology for Mixed-size Modules

被引:0
|
作者
Chan, Kai-Chung [1 ]
Hsu, Chao-Jam [1 ]
Lin, Jia-Ming [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Eletr Engn, Tainan 701, Taiwan
来源
2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2013年
关键词
NON-SLICING FLOORPLANS; REPRESENTATION; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new flow to handle fixed-outline floorplanning for mixed size modules. It consists of two stages, which include global distribution stage and legalization stage. The methodology is very flexible, which can be integrated into other methods or be extended to handle other constraints such as routability or thermal issue. The global distribution stage aims to obtain better wirelength while distributing modules over a fixed outline. Once a good result can be obtained in the first stage, the legalization stage only needs to obtain a feasible solution by maintaining the good result. The legalization is performed by curve merging in a slicing tree, which is obtained by the partition based approach. Two functions are proposed to divide a circuit and the associated placement region into two parts. Although the fixed-outline floorplanning with mixed size modules is very difficult, our method still can obtain better results. The experimental results show that our method can averagely reduce wirelength by 22.5% and 4.7% than PATOMA [1] and DeFer [2] in mixed size benchmarks.
引用
收藏
页码:435 / 440
页数:6
相关论文
共 50 条
  • [1] Routability-Driven Floorplanning Algorithm for Mixed-Size Modules with Fixed-outline Constraint
    Lin, Jai-Ming
    Hu, Chih-Yao
    Chan, Kai-Chung
    2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
  • [2] F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint
    Lin, Jai-Ming
    Wu, Ji-Heng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (11) : 1681 - 1692
  • [3] A Novel Mixed-Size Fixed-Outline Floorplacement Algorithm
    Chen, Qian
    Dong, Sheqin
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 215 - 219
  • [4] A nonlinear optimization methodology for VLSI fixed-outline floorplanning
    Chaomin Luo
    Miguel F. Anjos
    Anthony Vannelli
    Journal of Combinatorial Optimization, 2008, 16 : 378 - 401
  • [5] A nonlinear optimization methodology for VLSI fixed-outline floorplanning
    Luo, Chaomin
    Anjos, Miguel F.
    Vannelli, Anthony
    JOURNAL OF COMBINATORIAL OPTIMIZATION, 2008, 16 (04) : 378 - 401
  • [6] A fixed-outline floorplanning method
    Yosihmura, Takeshi
    Chen, Song
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1070 - 1075
  • [7] A Stable Fixed-Outline Floorplanning Method
    Chen, Song
    Yosihmura, Takeshi
    ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2007, : 119 - 126
  • [8] Modern floorplanning with abutment and fixed-outline constraints
    Lin, CT
    Chen, DS
    Wang, W
    Ho, HH
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6214 - 6217
  • [9] Fixed-outline floorplanning: Enabling hierarchical design
    Adya, SN
    Markov, IL
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) : 1120 - 1135
  • [10] An Improved Simulated Annealing Algorithm and Area Model for the Fixed-Outline Floorplanning with Hard Modules
    Zou, De-Xuan
    Hao, Guo-Sheng
    Pan, Gai
    Wang, Gai-Ge
    2015 3RD INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL AND BUSINESS INTELLIGENCE (ISCBI 2015), 2015, : 21 - 25