IF: An intermediate representation and validation environment for timed asynchronous systems

被引:0
|
作者
Bozga, M
Fernandez, JC
Ghirvu, L
Graf, S
Krimm, JP
Mounier, L
机构
[1] VERIMAG, Ctr Equat, F-38610 Gieres, France
[2] IMAG, LSR, F-38402 St Martin Dheres, France
来源
FM'99-FORMAL METHODS | 1999年 / 1708卷
关键词
asynchrony; timed systems; timed automata; model-checking; static analysis;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Formal Description Techniques (FDT), such as LOTOS or SDL are at the base of a technology for the specification and the validation of telecommunication systems. Due to the availability of commercial tools, these formalisms are now being widely used in the industrial community. Alternatively, a number of quite efficient verification tools have been developed by the research community. But, most of these tools are based on simple ad hoc formalisms and the gap between them and real FDT restricts their use at industrial scale. This context motivated the development of an intermediate representation called IF which is presented in the paper. IF has a simple syntactic structure, but allows to express in a convenient way most useful concepts needed for the specification of timed asynchronous systems. The benefits of using IF are multiples. First, it is general enough to handle significant subsets of most FDTs, and in particular a translation from SDL to IF is already implemented. Being built upon a mathematically sound model (extended timed automata) it allows to properly evaluate different semantics for FDTs, in particular with respect to time considerations. Finally, IF can serve as a basis for interconnecting various tools into a unified validation framework. Several levels of IF program representations are already available via well defined APIs and allow to connect tools ranging from static analyzers to model-checkers.
引用
收藏
页码:307 / 327
页数:21
相关论文
共 50 条
  • [41] A four-phase handshaking asynchronous static RAM design for self-timed systems
    Sit, VWY
    Choy, CS
    Chan, CF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (01) : 90 - 96
  • [42] Use of current sensing technique in designing asynchronous static RAM for self-timed systems
    Sit, VWY
    Chou, SC
    Chan, CF
    ELECTRONICS LETTERS, 1997, 33 (08) : 667 - 668
  • [43] 3CPS: The Design of an Environment-Focussed Intermediate Representation
    Quiring, Benjamin
    Reppy, John
    Shivers, Olin
    PROCEEDINGS OF THE 2021 33RD SYMPOSIUM ON IMPLEMENTATION AND APPLICATION OF FUNCTIONAL LANGUAGES, IFL 2021, 2021, : 20 - 28
  • [44] Testing timed systems with timed purposes
    Fouchal, H
    Petitjean, E
    Salva, S
    SEVENTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2000, : 166 - 171
  • [45] Designing Self-timed Asynchronous Circuits with Chisel
    Zhang, Jilin
    Qian, Chunqi
    Huo, Dexuan
    Zhang, Jian
    Chen, Hong
    2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 27 - 33
  • [46] Asynchronous multimedia processing using timed Petri nets
    Shih, TK
    Jiang, DR
    Hung, JC
    Pai, WC
    Wang, CC
    INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 13TH INTERNATIONAL CONFERENCE ON COMPUTERS AND THEIR APPLICATIONS, 1998, : 314 - 317
  • [47] Verification of bounded delay asynchronous circuits with timed traces
    Yoneda, T
    Zhou, B
    Schlingloff, BH
    ALGEBRAIC METHODOLOGY AND SOFTWARE TECHNOLOGY, 1999, 1548 : 59 - 73
  • [48] Intermediate Representation
    Chow, Fred
    COMMUNICATIONS OF THE ACM, 2013, 56 (12) : 57 - 62
  • [49] Asynchronous early output majority voter and a relative-timed asynchronous TMR implementation
    Balasubramanian, Padmanabhan
    Maskell, Douglas L.
    Mastorakis, Nikos E.
    MICROELECTRONICS RELIABILITY, 2020, 114
  • [50] Asynchronous timed multimedia environments based on the coordination paradigm
    Papadopoulos, GA
    PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2003, 2763 : 291 - 303