A study of the threshold voltage variations for ultrathin body double gate SOI MOSFETs

被引:0
作者
Tang, CS [1 ]
Lo, SC [1 ]
Lee, JW [1 ]
Tsai, JH [1 ]
Li, YM [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Electrophys, Hsinchu 300, Taiwan
来源
NSTI NANOTECH 2004, VOL 3, TECHNICAL PROCEEDINGS | 2004年
关键词
double-gate devices; ultrathin body; quantum mechanical effects; threshold voltage; modeling and simulation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon on insulator (SOI) devices have been of great interest in these years. In this paper, simulation with density-gradient transport model is performed to examine the variation of threshold voltage (VTH) for double gate SOI MOSFETs. Different thickness of silicon (Si) film, oxide thickness, channel length and doping concentration are considered in this work. According to the numerical study, both drift-difftision (DD) and density gradient (DG) models demonstrate that the thickness of Si film greatly affects the threshold voltage (5 similar to 15% variation). It is found that the thickness of Si film decreases, VTH variation increases; and the dependence relation is nonlinear. Therefore, this effect must be taken into account for the realization of double gate SOI ULSI circuit.
引用
收藏
页码:145 / 148
页数:4
相关论文
共 50 条
  • [31] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272
  • [32] Electric potential and threshold voltage models for double-gate Schottky-barrier source/drain MOSFETs
    Li, Peicheng
    Hu, Guangxi
    Liu, Ran
    Tang, Tingao
    MICROELECTRONICS JOURNAL, 2011, 42 (10) : 1164 - 1168
  • [33] Fringe-induced barrier lowering (FIBL) included threshold voltage model for double-gate MOSFETs
    Chen, Q
    Wang, LH
    Meindl, JD
    SOLID-STATE ELECTRONICS, 2005, 49 (02) : 271 - 274
  • [34] Experimental study on Quantum Mechanical Effect for Insensitivity of Threshold Voltage against Temperature Variation in Strained SOI MOSFETs
    Jeon, Chang-Hoon
    Lee, Byung-Hyun
    Jang, Byung Chul
    Choi, Sung-Yool
    Choi, Yang-Kyu
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [35] An experimental study on transport issues and electrostatics of ultrathin body SOI pMOSFETs
    Ren, ZB
    Hegde, S
    Doris, B
    Oldiges, P
    Kanarsky, T
    Dokumaci, O
    Roy, R
    Ieong, M
    Jones, EC
    Wong, HSP
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (10) : 609 - 611
  • [36] A Threshold Voltage Model for the Short-Channel Double-Gate (DG) MOSFETs with a Vertical Gaussian Doping Profile
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2011, 6 (02) : 207 - 213
  • [37] A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) : 2284 - 2289
  • [38] Effect of Localized Interface Charge on the Threshold Voltage of Short-Channel Undoped Symmetrical Double-Gate MOSFETs
    Ioannidis, Eleftherios G.
    Tsormpatzoglou, Andreas
    Tassis, Dimitrios H.
    Dimitriadis, Charalabos A.
    Ghibaudo, Gerard
    Jomaah, Jalal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) : 433 - 440
  • [39] Two-dimensional analytical threshold voltage and subthreshold swing models of undoped symmetric double-gate MOSFETs
    Abd El Hamid, Hamdy
    Guitart, Jaume Roig
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (06) : 1402 - 1408
  • [40] Compact modeling of the effects of parasitic internal fringe capacitance on the threshold voltage of high-k gate-dielectric nanoscale SOI MOSFETs
    Kumar, MJ
    Gupta, SK
    Venkataraman, V
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 706 - 711