A study of the threshold voltage variations for ultrathin body double gate SOI MOSFETs

被引:0
作者
Tang, CS [1 ]
Lo, SC [1 ]
Lee, JW [1 ]
Tsai, JH [1 ]
Li, YM [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Electrophys, Hsinchu 300, Taiwan
来源
NSTI NANOTECH 2004, VOL 3, TECHNICAL PROCEEDINGS | 2004年
关键词
double-gate devices; ultrathin body; quantum mechanical effects; threshold voltage; modeling and simulation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon on insulator (SOI) devices have been of great interest in these years. In this paper, simulation with density-gradient transport model is performed to examine the variation of threshold voltage (VTH) for double gate SOI MOSFETs. Different thickness of silicon (Si) film, oxide thickness, channel length and doping concentration are considered in this work. According to the numerical study, both drift-difftision (DD) and density gradient (DG) models demonstrate that the thickness of Si film greatly affects the threshold voltage (5 similar to 15% variation). It is found that the thickness of Si film decreases, VTH variation increases; and the dependence relation is nonlinear. Therefore, this effect must be taken into account for the realization of double gate SOI ULSI circuit.
引用
收藏
页码:145 / 148
页数:4
相关论文
共 50 条
  • [1] Threshold Voltage of Ultrathin Gate-Insulator MOSFETs
    Shih, Chun-Hsing
    Wang, Jhong-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (03) : 278 - 281
  • [2] Analytical Modeling of Threshold Voltage and Interface Ideality Factor of Nanoscale Ultrathin Body and Buried Oxide SOI MOSFETs With Back Gate Control
    Fasarakis, Nikolaos
    Karatsori, Theano
    Tassis, Dimitrios H.
    Theodorou, Christoforos G.
    Andrieu, Francois
    Faynot, Olivier
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (04) : 969 - 975
  • [3] Threshold voltage in FD-SOI MOSFETs
    Pananakakis, Georges
    Ghibaudo, Gerard
    Cristoloveanu, Sorin
    SOLID-STATE ELECTRONICS, 2024, 217
  • [4] Effects of gate bias on the threshold voltage of nanoscale double gate MOSFETs
    Bhattacherjee, Swagata
    Biswas, Abhijit
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 273 - +
  • [5] Threshold Voltage Control through Layer Doping of Double Gate MOSFETs
    Joseph, Saji
    James, George T.
    Mathew, Vincent
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2010, 10 (03) : 240 - 250
  • [6] Reduction in threshold voltage fluctuation in fully-depleted SOI MOSFETs with back gate control
    Numata, T
    Noguchi, M
    Takagi, S
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 979 - 984
  • [7] Analytical threshold voltage model for double-gate MOSFETs with localized charges
    Kang, Hongki
    Han, Jin-Woo
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (08) : 927 - 930
  • [8] Threshold voltage mismatch of FD-SOI MOSFETs
    Shimizu, Y
    Matsuoka, T
    Taniguchi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1013 - 1014
  • [9] Experimental study on carrier transport mechanism in ultrathin-body SOI MOSFETs
    Uchida, K
    Watanabe, H
    Koga, J
    Kinoshita, A
    Takagi, S
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 8 - 13
  • [10] Threshold-voltage Modeling of double-gate MOSFETs by considering drain bias
    Choi, Byung-Kil
    Han, Kyoung-Rok
    Kim, Young Min
    Park, Ki-Heung
    Lee, Jong-Ho
    Roh, Tae Moon
    Kim, Jongdae
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 51 : S275 - S279