Design method and automation of comparator generation for flash A/D converter

被引:14
作者
Lee, DY [1 ]
Yoo, JC [1 ]
Choi, KS [1 ]
机构
[1] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA
来源
PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN | 2002年
关键词
Circuits; CMOS process; Design automation; Design methodology; Design optimization; Inverters; Linearity; Quantization; Software packages; Software prototyping;
D O I
10.1109/ISQED.2002.996716
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The design methods and the automation of the comparator circuit layout generation for a flash AID converter are presented in this paper The threshold inverter quantization (TIQ) based AID converters require 2(n) - 1 comparators, each one different from all others. Optimal design method of the TIQ comparator presented in this paper significantly improves the linearity of the A/D converter against the CMOS process variation. Especially the DNL dependence on the CMOS process variation can be almost eliminated. The design method has beer, incorporated into a software package and the 2(n) - 1 optimized TIQ comparator layouts are generated as an output of the software package. The simulation results are presented to show the effectiveness of the design methods. Also, the prototype chip has been fabricated, with initial test results confirming the DNL reduction.
引用
收藏
页码:138 / 142
页数:5
相关论文
共 13 条
  • [1] A monolithic 4 bit 2 GSps resonant tunneling analog-to-digital converter
    Broekaert, TPE
    Brar, B
    vanderWagt, JPA
    Seabaugh, AC
    Moise, TS
    Morris, FJ
    Beam, EA
    Frazier, GA
    [J]. GAAS IC SYMPOSIUM - 19TH ANNUAL, TECHNICAL DIGEST 1997, 1997, : 187 - 190
  • [2] A 14-b 20-MSamples/s CMOS pipelined ADC
    Chen, HS
    Song, BS
    Bacrania, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) : 997 - 1001
  • [3] CHOI M, 2001, IEEE INT SOL STAT CI, P126
  • [4] A 200-MSPS 6-bit flash ADC in 0.6-μm CMOS
    Dalton, D
    Spalding, GJ
    Reyhani, H
    Murphy, T
    Deevy, K
    Walsh, M
    Griffin, P
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (11): : 1433 - 1444
  • [5] GEELEN G, 2001, IEEE INT SOL STAT CI, P128
  • [6] A 1-V, 8-bit successive approximation ADC in standard CMOS process
    Mortezapour, S
    Lee, EKF
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 642 - 646
  • [7] PARK YI, 2001, IEEE INT SOL STAT CI, P130
  • [8] SINGH J, 1998, IEEE INT C EL CIRC S, V1, P401
  • [9] Tamba Y., 1999, IEEE INT SOL STAT CI, P324
  • [10] An 8-bit 150-MHz CMOS A/D converter
    Wang, YT
    Razavi, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) : 308 - 317