共 50 条
- [31] Gate-level exception handling design for noise reduction in high-speed VLSI circuits 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 109 - +
- [32] Modeling and Coupling Effects Analysis of a High-speed Aircraft 2008 IEEE/ASME INTERNATIONAL CONFERENCE ON ADVANCED INTELLIGENT MECHATRONICS, VOLS 1-3, 2008, : 1137 - +
- [33] PROGRAM CALCULATES LOAD EFFECTS OF HIGH-SPEED DIGITAL CIRCUITS ELECTRONICS, 1971, 44 (24): : 70 - &
- [34] Addressing a high-speed D/A converter design for mixed-mode VLSI systems 2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 21 - 26
- [35] Addressing a high-speed D/A converter design for mixed-mode VLSI systems IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (05): : 1053 - 1060
- [36] HIGH-SPEED SIGNED DIGITAL MULTIPLIERS FOR VLSI MICROPROCESSING AND MICROPROGRAMMING, 1990, 29 (04): : 205 - 215
- [37] INTERCONNECTION DELAY IN VERY HIGH-SPEED VLSI IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (07): : 779 - 790
- [38] Optimization of high-speed VLSI interconnects: A review INTERNATIONAL JOURNAL OF MICROWAVE AND MILLIMETER-WAVE COMPUTER-AIDED ENGINEERING, 1997, 7 (01): : 83 - 107
- [39] HIGH-SPEED VLSI PACKAGING WITH A SYSTEM PERSPECTIVE PROCEEDINGS OF THE TECHNICAL CONFERENCE : NINTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, VOLS 1 AND 2, 1989, : 1190 - 1202