Co-Evolutionary High-Level Test Synthesis

被引:0
作者
Aminzadeh, Soheil [1 ]
Safari, Saeed [1 ]
机构
[1] Univ Tehran, ECE Dept, Tehran 14395515, Iran
来源
GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI | 2007年
关键词
High-Level Test Synthesis; Scheduling; Module Binding; Register Allocation; Genetic Algorithm; Co-Evolutionary Algorithm;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The main approach of this paper is utilizing bio-inspired evolutionary strategies for high level test synthesis. In this paper a genetic algorithm (GA) is implemented to schedule a data-flow graph considering latency. Also, module binding is performed with another GA concurrently, considering resource constraints. The register allocation is performed using another GA which minimizes the number of registers. Then a co-evolutionary strategy merges the results of these three solutions, targeting testability improvement. Experimental results show using the proposed approach results in improvement in fault coverage with no or negligible overhead in area and delay.
引用
收藏
页码:67 / 72
页数:6
相关论文
共 20 条
[1]  
[Anonymous], P DAC
[2]  
AVRA LJ, 1994, IEEE INT TEST C TEST
[3]  
BEASLEY D, 1993, U COMPUT, V15, P58
[4]  
Bushnell M., 2000, ESSENTIALS ELECT TES
[5]   SYNTHESIZING CIRCUITS FROM BEHAVIORAL DESCRIPTIONS [J].
CAMPOSANO, R ;
ROSENSTIEL, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) :171-180
[6]  
DEY S, 1998, CONSIDERING TESTABIL, P205
[7]   DATAPATH SYNTHESIS USING A PROBLEM-SPACE GENETIC ALGORITHM [J].
DHODHI, MK ;
HIELSCHER, FH ;
STORER, RH .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) :934-944
[8]  
Eiben G, 2008, NAT COMPUT SER, P153, DOI 10.1007/978-3-540-72960-0_8
[9]  
FLOTTES ML, 1998, P DATE PAR FEBR, P158
[10]  
HA DS, HOPE VERSION 2 0