Advanced experimental and computational tools for robust evaluation of on-chip interconnect reliability

被引:1
|
作者
Runnels, SR [1 ]
Page, RA
Enright, MP
Millwater, HR
机构
[1] Scott Runnels Consulting, Los Alamos, NM 87544 USA
[2] SW Res Inst, San Antonio, TX 78238 USA
关键词
displacement; failure; finite element; interconnects; probabilistic analysis; reliability; statistics; strain; stress; X-ray diffraction;
D O I
10.1109/TSM.2002.801394
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Two technologies are introduced that, together, provide a platform for robust evaluation of interconnect reliability. One is the DISMAP technology, which provides plots of the displacement and strain fields of cross-sectioned interconnect structures under various loading conditions. Measurements provided by DISMAP reveal how multilevel-interconnect structures interact structurally, for example what type of strain fields exist during thermal cycling. A complimentary technology, known as probabilistic analysis, is also described and, applied using the NESSUS software. Probabilistic analysis combines statistical uncertainty with physics-based models to predict the probability of failure and also to reveal the relative importance of the various uncertainties associated with interconnect manufacturing. By comparing the. predictions of physical models to DISMAP measurements, the validity of those models are evaluated.
引用
收藏
页码:355 / 365
页数:11
相关论文
共 50 条
  • [1] Methodologies and tools for pipelined on-chip interconnect
    Scheffer, L
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 152 - 157
  • [2] Predicting the performance and reliability of carbon nanotube bundles for on-chip interconnect
    Nieuwoudt, Arthur
    Mondal, Mosin
    Massoud, Yehia
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 708 - +
  • [3] Bilayer Graphene/Copper Hybrid On-Chip Interconnect: A Reliability Study
    Yu, Tianhua
    Lee, Eun-Kyu
    Briggs, Benjamin
    Nagabhirava, Bhaskar
    Yu, Bin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (04) : 710 - 714
  • [4] The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk
    Halak, Basel
    Shedabale, Santosh
    Ramakrishnan, Hiran
    Yakovlev, Alex
    Russell, Gordon
    SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, 2008, : 65 - 72
  • [5] Performance evaluation and design tradeoffs of on-chip interconnect architectures
    Bakhouya, M.
    Suboh, S.
    Gaber, J.
    El-Ghazawi, T.
    Niar, S.
    SIMULATION MODELLING PRACTICE AND THEORY, 2011, 19 (06) : 1496 - 1505
  • [6] Reliability-aware design flow for silicon photonics on-chip interconnect
    1763, Institute of Electrical and Electronics Engineers Inc., United States (22):
  • [7] AXI Lite Redundant On-Chip Bus Interconnect for High Reliability Systems
    Lazaro, Jesus
    Astarloa, Armando
    Zuloaga, Aitzol
    Araujo, Jose Angel
    Jimenez, Jaime
    IEEE TRANSACTIONS ON RELIABILITY, 2024, 73 (01) : 602 - 607
  • [8] Reliability analysis for on-chip networks under RC interconnect delay variation
    Mondal, Mosin
    Wu, Xiang
    Aziz, Adnan
    Massoud, Yehia
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 139 - +
  • [9] Accurate on-chip interconnect evaluation: A time-domain technique
    Soumyanath, K
    Borkar, S
    Zhou, CY
    Bloechel, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 623 - 631
  • [10] Robust Current-Mode On-Chip Interconnect Signaling Scheme in Deep Submicron
    Wang, Xinsheng
    Hu, Mingyang
    Yu, Mingyan
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,