Industrial experience with test generation languages for processor verification

被引:22
作者
Behm, M [1 ]
Ludden, J [1 ]
Lichtenstein, Y [1 ]
Rimon, M [1 ]
Vinov, M [1 ]
机构
[1] IBM Dev Ctr, Austin, TX USA
来源
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004 | 2004年
关键词
functional verification; processor verification; test generation;
D O I
10.1145/996566.996578
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We report on our experience with a new test generation language for processor verification. The verification of two superscalar multiprocessors is described and we show the ease of expressing complex verification tasks. The cost and benefit are demonstrated: training takes up to six months; the simulation time required for a desired level of coverage has decreased by a factor of twenty; the number of escape bugs has been reduced.
引用
收藏
页码:36 / 40
页数:5
相关论文
共 12 条
[1]  
ADIR A, 2003, UNPUB IEEE DESIGN TE
[2]  
AHARON A, 1995, DES AUT CON, P279, DOI 10.1109/DAC.1995.249960
[3]  
AHARON A, 1991, IBM SYSTEM J, V30
[4]  
[Anonymous], ART VERIFICATION VER
[5]   Using a constraint satisfaction formulation and solution techniques for random test program generation [J].
Bin, E ;
Emek, R ;
Shurek, G ;
Ziv, A .
IBM SYSTEMS JOURNAL, 2002, 41 (03) :386-402
[6]  
Clarke EM, 1999, MODEL CHECKING, P1
[7]  
Grinwald R, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P158, DOI 10.1109/DAC.1998.724458
[8]  
IP N, 2003, P 2003 DES AUT TEST
[9]   Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems [J].
Ludden, JM ;
Roesner, W ;
Heiling, GM ;
Reysa, JR ;
Jackson, JR ;
Chu, BL ;
Behm, ML ;
Baumgartner, JR ;
Peterson, RD ;
Abdulhafiz, J ;
Bucy, WE ;
Klaus, JH ;
Klema, DJ ;
Le, TN ;
Lewis, FD ;
Milling, PE ;
McConville, LA ;
Nelson, BS ;
Paruthi, V ;
Pouarz, TW ;
Romonosky, AD ;
Stuecheli, J ;
Thompson, KD ;
Victor, DW ;
Wile, B .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (01) :53-76
[10]  
PALNITKAR S, 2003, DESIGN VERIFICATION