A Compensation Technique for SAR ADC Comparator Noise

被引：0

作者：

Liu, Xiao ^{[1
]}

Dehollain, Catherine ^{[1
]}

机构：

[1] Ecole Polytech Fed Lausanne, Radio Frequency Integrated Circuit Grp RFIC, CH-1015 Lausanne, Switzerland

来源：

2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a new way to compensate comparator errors in successive approximation analog-to-digital convertor (SAR ADC). The method adds negatively biased capacitance to traditional binary-scaled compensation, increasing ADC accuracy by up to 20%. A novel digital-to-analog convertor (DAC) structure is introduced to further increase its efficiency, which reduces total capacitance by 80%. According to mathematical and Cadence simulation, the proposed method provides an efficient trade-off between accuracy and conversion speed.

引用

页码：145 / 148

页数：4

共 50 条

[41] Stochastic Subranging ADC Using Variable Comparator Offset Technique
Uto, Sintaro
Ohhata, Kenichi
2020 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2020, : 232 - 234
[42] Ultra-low power comparator with dynamic offset cancellation for SAR ADC
Xin, Xin
Cai, Jueping
Xie, Ruilian
Wang, Peng
ELECTRONICS LETTERS, 2017, 53 (24) : 1572 - 1574
[43] High Performance SAR ADC with Mismatch Correction Latch and Improved Comparator Clock
Lian P.
Wu B.
Wang H.
Pu Y.
Chen C.
Journal of Shanghai Jiaotong University (Science), 2019, 24 (03): : 335 - 340
[44] A Time-Domain Comparator Based Skipping-Window SAR ADC
Xie, Liangbo
Ren, Yan
Zhou, Mu
Yang, Xiaolong
Huang, Zhengwen
CMC-COMPUTERS MATERIALS & CONTINUA, 2021, 69 (02): : 1597 - 1609
[45] A Bypass-Switching SAR ADC With a Dynamic Proximity Comparator for Biomedical Applications
Wang, Tzu-Yun
Li, Hao-Yu
Ma, Zong-Yu
Huang, Yang-Jing
Peng, Sheng-Yu
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (06) : 1743 - 1754
[46] A new CMOS comparator robust to process and temperature variations for SAR ADC converters
de la Fuente-Cortes, Gisela
Espinosa Flores-Verdad, Guillermo
Gonzalez-Diaz, Victor R.
Diaz-Mendez, A.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (02) : 301 - 308
[47] Calibration of Capacitor Mismatch and Static Comparator Offset in SAR ADC with digital redundancy
Lopez-Angulo, Antonio
Gines, Antonio
Peralias, Eduardo
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[48] An Improved Dynamic Latch Comparator with Low Power Consumption for SAR ADC Applications
Mounika, Phanidarapu
Verma, Deeksha
Lee, Kang-Yoon
2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 43 - 44
[49] Hybrid Comparator and Window Switching Scheme for low-power SAR ADC
Canal, Bruno
Klimach, Hamilton
Bampi, Sergio
Balen, Tiago R.
2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 152 - 155
[50] A new CMOS comparator robust to process and temperature variations for SAR ADC converters
Gisela de La Fuente-Cortes
Guillermo Espinosa Flores-Verdad
Victor R. Gonzalez-Diaz
A. Diaz-Mendez
Analog Integrated Circuits and Signal Processing, 2017, 90 : 301 - 308

← 1 2 3 4 5 →