A Compensation Technique for SAR ADC Comparator Noise

被引：0

作者：

Liu, Xiao ^{[1
]}

Dehollain, Catherine ^{[1
]}

机构：

[1] Ecole Polytech Fed Lausanne, Radio Frequency Integrated Circuit Grp RFIC, CH-1015 Lausanne, Switzerland

来源：

2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a new way to compensate comparator errors in successive approximation analog-to-digital convertor (SAR ADC). The method adds negatively biased capacitance to traditional binary-scaled compensation, increasing ADC accuracy by up to 20%. A novel digital-to-analog convertor (DAC) structure is introduced to further increase its efficiency, which reduces total capacitance by 80%. According to mathematical and Cadence simulation, the proposed method provides an efficient trade-off between accuracy and conversion speed.

引用

页码：145 / 148

页数：4

共 50 条

[31] An 11 bit SAR ADC Combining a Split Capacitor Array with a Resistive Ladder and a Configurable Noise Time Domain Comparator
Wiessflecker, Martin
Hofer, Guenter
Holweg, Gerald
Pribyl, Wolfgang
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 101 - 104
[32] A 60 dB SNDR 35 MS/s SAR ADC With Comparator-Noise-Based Stochastic Residue Estimation
Verbruggen, Bob
Tsouhlarakis, Jorgo
Yamamoto, Takaya
Iriguchi, Masao
Martens, Ewout
Craninckx, Jan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (09) : 2002 - 2011
[33] Second-order Noise Shaping SAR ADC using 3-input Comparator with Voltage Gain Calibration
Jung, Hoyong
Jeon, Neungin
Jang, Young-Chan
18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 123 - 124
[34] Capacitive Dynamic Comparator with Low Kickback Noise for Pipeline ADC
Kuo, Ko-Chi
Wu, Chi-Wei
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[35] A Capacitive Dynamic Comparator With Low Kickback Noise For Pipelined ADC
Duong, Duc V.
Nguyen, Thang V.
2013 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, 2013,
[36] A Predictive Noise Shaping SAR ADC with Redundancy
Xie, Shuang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (17)
[37] A 1st-Order Passive Noise-Shaping SAR ADC with Improved NTF Assisted by Comparator Gain Calibration
Zhang, Hanrui
Li, Nannan
Jiao, Zihao
Zhang, Jie
Wang, Xiaofei
Zhang, Hong
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[38] A 0.5V 12-bit SAR ADC using Adaptive Time-Domain Comparator with Noise Optimization
Kao, Chen-Che
Hsieh, Sung-En
Hsieh, Chih-Cheng
2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 213 - 216
[39] A 0.5-V 12-bit SAR ADC Using Adaptive Time-Domain Comparator With Noise Optimization
Hsieh, Sung-En
Kao, Chen-Che
Hsieh, Chih-Cheng
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (10) : 2763 - 2771
[40] Low Power Comparator with Offset Cancellation Technique for Flash ADC
Nasrollahpour, M.
Sreekumar, R.
Hamedi-Hagh, S.
2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,

← 1 2 3 4 5 →