A Compensation Technique for SAR ADC Comparator Noise

被引：0

作者：

Liu, Xiao ^{[1
]}

Dehollain, Catherine ^{[1
]}

机构：

[1] Ecole Polytech Fed Lausanne, Radio Frequency Integrated Circuit Grp RFIC, CH-1015 Lausanne, Switzerland

来源：

2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a new way to compensate comparator errors in successive approximation analog-to-digital convertor (SAR ADC). The method adds negatively biased capacitance to traditional binary-scaled compensation, increasing ADC accuracy by up to 20%. A novel digital-to-analog convertor (DAC) structure is introduced to further increase its efficiency, which reduces total capacitance by 80%. According to mathematical and Cadence simulation, the proposed method provides an efficient trade-off between accuracy and conversion speed.

引用

页码：145 / 148

页数：4

共 50 条

[1] Comparator noise extraction and compensation technique for accuracy enhancement in 16 bit SAR ADC
Zhang, Panpan
Feng, Wenjiang
Zhao, Peng
Song, Yang
IEICE ELECTRONICS EXPRESS, 2024, 21 (02):
[2] A New Compensation Technology for Comparator in SAR ADC
Xu, Dai-Guo
Liu, Tao
Shi, Han-Fu
Chen, Guang-Bing
INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND MECHANICAL AUTOMATION (ICEEMA 2015), 2015, : 190 - 195
[3] A Comparator Timing Assisted SAR ADC Technique with Reduced Conversion Cycles
Nagabhushana, Abhilash Karnatakam
Wang, Haibo
2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 200 - 205
[4] Architecture Design of a Comparator for SAR ADC
Xiu Limei
Li Zheying
ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3166 - 3169
[5] Comparator-noise-based residue measurement and correction technique in 16 bit 1 MS/s SAR ADC
Zhang, Panpan
Feng, Wenjiang
Wang, Peng
Zhao, Peng
Song, Yang
ELECTRONICS LETTERS, 2023, 59 (12)
[6] A Comparator-Reused Dynamic-Amplifier for Noise-Shaping SAR ADC
Luo, Longheng
Shen, Xingchen
Diao, Jianguo
Ye, Fan
Ren, Junyan
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[7] A Hybrid Comparator for High Resolution SAR ADC
AlMarashli, Ahmad
Anders, Jens
Ortmanns, Maurits
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1050 - 1053
[8] A Linearity-Enhanced 10-Bit 160-MS/s SAR ADC With Low-Noise Comparator Technique
Xu, Daiguo
Jiang, Hequan
Qiu, Lei
Yu, Xiaoquan
Wang, Jianan
Zhang, Zhengping
Zhu, Can
Xu, Shiliu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (09) : 1990 - 1997
[9] A dynamic-range self-compensation technique in a noise shaping SAR ADC utilizing mismatch error shaping
Chen, Zhijie
Li, Hongyou
Jiang, Mengqian
Zhu, Sha
Wan, Peiyuan
ELECTRONICS LETTERS, 2022, 58 (10) : 388 - 389
[10] An Efficient Approach to Design a Comparator for SAR-ADC
Singh, Tejender
Tripathi, Suman Lata
PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 116 - 122

← 1 2 3 4 5 →