Design of high-Throughput QC-LDPC Decoder for WiMAX standard

被引:0
|
作者
Heidari, Tahere [1 ]
Jannesari, Abumoslem [1 ]
机构
[1] Tarbiat Modares Univ, Tehran, Iran
关键词
LDPC; decoder; QC_LDPC; High Throughput; Min Sum Algorithm; SHANNON LIMIT PERFORMANCE; DENSITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a high throughput low-density parity-check (LDPC) decoder for 802.16e standard is presented. With simultaneous rows and columns processing, which reduced the number of clock cycles per iteration, the throughput of the decoder is improved. The proposed decoder architecture was designed for 802.16e standard with rate of 1/2 and code length of 2304 with 7-encodings style. It is synthesized on 130 nm CMOS technology by Synopsys Design Compiler. The obtained result in the operating frequency of 100 MHz shows total power consumption of 242mW and the chip area of 6.9 mm(2).
引用
收藏
页数:4
相关论文
共 50 条
  • [41] High-Performance QC-LDPC Layered Decoder Based on Shortcut Updating
    Wang, Zhongyong
    Xie, Zhaoyan
    Gong, Kexian
    Yan, Jin
    Chen, Lianghui
    IEEE SIGNAL PROCESSING LETTERS, 2024, 31 : 596 - 600
  • [42] Memory Compact High-Speed QC-LDPC Decoder Based on FPGA
    Xie T.
    Li B.
    Yang M.
    Yan Z.
    Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2019, 37 (03): : 515 - 522
  • [43] Efficient Multi-rate Encoder of QC-LDPC Codes Based on FPGA for WIMAX Standard
    Wang Xiumin
    Ge Tingting
    Li Jun
    Su Chen
    Hong Fangfei
    CHINESE JOURNAL OF ELECTRONICS, 2017, 26 (02) : 250 - 255
  • [44] Efficient Multi-rate Encoder of QC-LDPC Codes Based on FPGA for WIMAX Standard
    WANG Xiumin
    GE Tingting
    LI Jun
    SU Chen
    HONG Fangfei
    Chinese Journal of Electronics, 2017, 26 (02) : 250 - 255
  • [45] A Network-Efficient Nonbinary QC-LDPC Decoder Architecture
    Zhang, Chuan
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (06) : 1359 - 1371
  • [46] Implementation of QC-LDPC Decoder Based on FPGA for FSO System
    Qiong, Yan Guo
    Hua, Zhou Mao
    MECHANICAL COMPONENTS AND CONTROL ENGINEERING III, 2014, 668-669 : 1269 - +
  • [47] High Throughput Priority-Based Layered QC-LDPC Decoder with Double Update Queues for Mitigating Pipeline Conflicts
    Li, Yunfeng
    Li, Yingchun
    Ye, Nan
    Chen, Tianyang
    Wang, Zhijie
    Zhang, Junjie
    SENSORS, 2022, 22 (09)
  • [48] Template-Based QC-LDPC Decoder Architecture Generation
    Boncalo, Oana
    Mihancea, Petru Florin
    Amaricai, Alexandru
    2015 10TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2015,
  • [49] A Real-Time High-Throughput LDPC Decoder for IEEE 802.3an Standard
    Hung, Jui-Hui
    Kao, Li-Wei
    Chen, Sau-Gee
    2010 IEEE 71ST VEHICULAR TECHNOLOGY CONFERENCE, 2010,
  • [50] Performance Balanced General Decoder Design for QC-LDPC Codes Using Vivado HLS
    Wang, Bingbing
    Kang, Jing
    Zhu, Yan
    PROCEEDINGS OF 2021 IEEE 11TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC 2021), 2021, : 26 - 30