Design of high-Throughput QC-LDPC Decoder for WiMAX standard

被引：0

作者：

Heidari, Tahere ^{[1
]}

Jannesari, Abumoslem ^{[1
]}

机构：

[1] Tarbiat Modares Univ, Tehran, Iran

来源：

2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE) | 2013年

关键词：

LDPC; decoder; QC_LDPC; High Throughput; Min Sum Algorithm; SHANNON LIMIT PERFORMANCE; DENSITY;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a high throughput low-density parity-check (LDPC) decoder for 802.16e standard is presented. With simultaneous rows and columns processing, which reduced the number of clock cycles per iteration, the throughput of the decoder is improved. The proposed decoder architecture was designed for 802.16e standard with rate of 1/2 and code length of 2304 with 7-encodings style. It is synthesized on 130 nm CMOS technology by Synopsys Design Compiler. The obtained result in the operating frequency of 100 MHz shows total power consumption of 242mW and the chip area of 6.9 mm(2).

引用

页数：4

共 50 条

[31] Area- and energy-efficient high-throughput QC-LDPC encoder for space applications
Li, Lintao
Lv, Jiayi
Li, Yimin
ELECTRONICS LETTERS, 2023, 59 (23)
[32] Research on the Implementation of QC-LDPC Decoder Based on FPGA
Zhang, Yang
Wang, Xiumin
Lou, Xizhong
Yang, Shihua
Chen, Haowei
ICMS2010: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MODELLING AND SIMULATION, VOL 6: MODELLING & SIMULATION INDUSTRIAL ENGINEERING & MANAGEMENT, 2010, : 274 - 277
[33] Flexible Decoder Architectures for Irregular QC-LDPC Codes
Kuo, Tzu-Chieh
Willson, Alan N., Jr.
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 229 - 232
[34] An LDPC Decoder Architecture for Multi-rate QC-LDPC codes
Choi, Sung-Woo
Kim, Gyung-Pyo
Kim, Jin-Kyeong
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[35] Hardware implementation of the QC-LDPC decoder in the FPGA structure
Kuc, Mateusz
Sulek, Wojciech
Kania, Dariusz
PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (09): : 16 - 20
[36] Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network
Liu, Chih-Hao
Lin, Chien-Ching
Yen, Shau-Wei
Chen, Chih-Lung
Chang, Hsie-Chia
Lee, Chen-Yi
Hsu, Yar-Sun
Jou, Shyh-Jye
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (09) : 734 - 738
[37] High-throughput software LDPC decoder on GPU
Liu, Zhanxian
Zhao, Ling
EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2024, 2024 (01):
[38] A High-Throughput LDPC decoder For Optical Communication
Wu, Di
Chen, Yun
Huang, Yuebin
Ueng, Yeongluh
Zheng, Lirong
Zeng, Xiaoyang
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[39] A Fully-Overlapped Multi-Mode QC-LDPC Decoder Architecture for Mobile WiMAX Applications
Xiang, Bo
Bao, Dan
Huang, Shuangqu
Zeng, Xiaoyang
21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
[40] High-Throughput Low-Power LDPC Decoder and Code Design
Henige, Thomas
Abu-Surra, Shadi
Pisek, Eran
2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,

← 1 2 3 4 5 →