Bootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application

被引:1
作者
Seo, Hyun-Seung [1 ]
Park, Ji-hoon [1 ]
Kong, Bai-Sun [1 ]
机构
[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea
来源
IEICE ELECTRONICS EXPRESS | 2015年 / 12卷 / 23期
基金
新加坡国家研究基金会;
关键词
ring oscillator; VCO; bootstrapping; CMOS; CONVERTER; THRESHOLD; PLL;
D O I
10.1587/elex.12.20150828
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel ring oscillator is proposed for ultra-low-voltage application. The proposed ring oscillator utilizes the voltage bootstrapping to enhance the oscillation speed at near-and sub-threshold voltage regions. The delay cell for the proposed oscillator is configured with feedforward inputs coming from multiple previous stages for further enhancing the speed with low power consumption. The proposed ring oscillator was designed in a 65-nm CMOS process. Evaluation results indicate that the proposed delay cell has up to 50.8% lower latency with up to 23.5% less power consumption for the supply voltage ranging from 0.35V to 0.6V. They also indicated that the oscillation frequency of the proposed ring oscillator was improved by 44.5%similar to 103.3% as compared to the conventional bootstrapped ring oscillator. For providing the same oscillation frequency, the proposed ring oscillator has 22.6% less power consumption.
引用
收藏
页数:6
相关论文
共 10 条
  • [1] Aadil M, 2017, Int J Comput Appl, V162, P5
  • [2] Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits
    Dreslinski, Ronald G.
    Wieckowski, Michael
    Blaauw, David
    Sylvester, Dennis
    Mudge, Trevor
    [J]. PROCEEDINGS OF THE IEEE, 2010, 98 (02) : 253 - 266
  • [3] Ho Y., 2011, IEEE AS SOL STAT CIR, DOI [10.1109/ASSCC.2011.6123581, DOI 10.1109/ASSCC.2011.6123581]
  • [4] Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter
    Kim, Jaewook
    Jang, Tae-Kwang
    Yoon, Young-Gyu
    Cho, SeongHwan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (01) : 18 - 30
  • [5] Low-Voltage CMOS Differential Logic Style With Supply Voltage Approaching Device Threshold
    Kim, Jong-Woo
    Kim, Joo-Seong
    Kong, Bai-Sun
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (03) : 173 - 177
  • [6] A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation
    Min, Seungkee
    Copani, Tino
    Kiaei, Sayfe
    Bakkaloglu, Bertan
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (05) : 1151 - 1160
  • [7] A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time ΔΣ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 μm CMOS
    Park, Matthew
    Perrott, Michael H.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3344 - 3358
  • [8] Minimum energy tracking loop with embedded DC-DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS
    Ramadass, Yogesh K.
    Chandrakasan, Anantha P.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) : 256 - 265
  • [9] A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture
    Shu, ZN
    Lee, KL
    Leung, BH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) : 452 - 462
  • [10] Xiaojuan X., 2013, IEICE ELECTRON EXPR, V10, DOI [10.1587/elex.10.20130833, DOI 10.1587/ELEX.10.20130833]