The power impact of hardware and software actuators on self-adaptable many-core systems

被引:1
作者
del Mestre Martins, Andre Luis [1 ]
Garibotti, Rafael [2 ]
Dutt, Nikil [3 ]
Moraes, Fernando Gehm [2 ]
机构
[1] IFSul, Sul Rio Grandense Fed Inst, Pelotas, Brazil
[2] Pontificia Univ Catolica Rio Grande do Sul, Sch Technol, Porto Alegre, RS, Brazil
[3] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA USA
关键词
Hardware and software actuators; Power consumption; Self-Awareness; Many-Core; Resource management; TASK MIGRATION; MANAGEMENT; DVFS;
D O I
10.1016/j.sysarc.2019.05.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core systems rely on the advantages of the latest Complementary Metal Oxide Semiconductor (CMOS) technologies to increase the number of cores. However, this improvement comes at the cost of higher power dissipation, which prevents full use of the chip. To continue improving performance on future many-core systems, Resource Management (RM) becomes imperative to handle multi-objective and conflicting requirements such as power, performance, resilience, among others. In this task, RM can use both hardware (e.g., dynamic voltage and frequency scaling) and software actuators (e.g., task remapping). However, the complexity of synchronizing available actuators to follow a particular goal while avoiding actuation overlapping is a remaining challenge. This paper evaluates the power impact of each actuator and provides insights that will help engineers develop appropriate resource management heuristics to improve self-adaptable many-core systems. A state-of-the-art comparison shows that no related work provides or details the same comprehensiveness of actuation methods concerning power consumption. Our proposal is validated in a many-core system described in a true clock-cycle accurate model. Regarding hardware actuators, the results show the power profiling at the core level and detail the contribution of each hardware component. Furthermore, results of software actuators evidence that task events present a more significant power impact on the ratio of active and idle cores changes.
引用
收藏
页码:42 / 53
页数:12
相关论文
共 47 条
  • [1] [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
  • [2] [Anonymous], 2005, ARCHITECTURAL BLUEPR
  • [3] Arora M, 2015, INT S HIGH PERF COMP, P366, DOI 10.1109/HPCA.2015.7056047
  • [4] Dynamic Power Management for Multidomain System-on-Chip Platforms: An Optimal Control Approach
    Bogdan, Paul
    Marculescu, Radu
    Jain, Siddharth
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (04)
  • [5] Carara E, 2007, SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, P111
  • [6] Castilhos Guilherme, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P153, DOI 10.1109/ISVLSI.2013.6654651
  • [7] Chabloz JM, 2012, SCALABLE MULTI-CORE ARCHITECTURES: DESIGN METHODOLOGIES AND TOOLS, P55, DOI 10.1007/978-1-4419-6778-7_3
  • [8] DC-DC converter-aware power management for low-power embedded systems
    Choi, Yongseok
    Chang, Naehyuck
    Kim, Taewhan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (08) : 1367 - 1381
  • [9] Hierarchical adaptive Multi-objective resource management for many-core systems
    del Mestre Martins, Andre Luis
    Lucas da Silva, Alzemiro Henrique
    Rahmani, Amir M.
    Dutt, Nikil
    Moraes, Fernando Gehm
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 97 : 416 - 427
  • [10] Djemame K, 2019, HARDWARE ACCELERATOR, P129, DOI DOI 10.1007/978-3-319-92792-3_7