Time-Dependent Variability Related to BTI Effects in MOSFETs: Impact on CMOS Differential Amplifiers

被引:16
作者
Martin-Martinez, Javier [1 ]
Rodriguez, Rosana [1 ]
Nafria, Montserrat [1 ]
Aymerich, Xavier [1 ]
机构
[1] Univ Autonoma Barcelona, Dept Elect Engn, E-08193 Barcelona, Spain
关键词
Analog circuits; circuit simulation; NBTI; oxide reliability; PBTI; process variability; GATE-OXIDE; NBTI; BREAKDOWN; ANALOG;
D O I
10.1109/TDMR.2009.2019762
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the continuous transistor scaling, device mismatch related to intrinsic process variability increases and becomes one of the most important problems to be faced during circuit design. In addition, gate oxide wear-out strongly affects the device reliability and adds a time dependence to device mismatch. In this paper, the impact on circuit functionality of both process variability and gate oxide degradation is studied. First, the effect of the gate oxide damage on the NMOS and PMOS transistor characteristics and their variability has been analyzed. Second, a methodology based on combined SPICE and Monte Carlo simulations to analyze the time-dependent variability at device and circuit levels is presented, which has allowed to reproduce the experimental data. Finally, using the proposed methodology, the influence of the process variability and gate oxide wear-out on the functionality of different configurations of an amplifier circuit was investigated. The results show that both aspects can be decisive in the circuit reliability.
引用
收藏
页码:305 / 310
页数:6
相关论文
共 12 条
  • [1] Interface trap generation and hole trapping under NBTI and PBTI in advanced CMOS technology with a 2-nm gate oxide
    Denais, M
    Huard, V
    Parthasarathy, C
    Ribes, G
    Perrier, F
    Revil, N
    Bravaix, A
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (04) : 715 - 722
  • [2] FERNANDEZ R, 2006, IEDM, P1
  • [3] Gate oxide, wear-out and breakdown effects on the performance of analog and digital circuits
    Fernandez, Raul
    Martin-Martinez, J.
    Rodriguez, R.
    Nafria, Montserrat
    Aymerich, Xavier H.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (04) : 997 - 1004
  • [4] A 65nm test structure for the analysis of NBTI induced statistical variation in SRAM transistors
    Fischer, Thomas
    Amirante, Ettore
    Hofmann, Karl
    Ostermayr, Martin
    Huber, Peter
    Schmitt-Landsiedel, Doris
    [J]. ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 51 - +
  • [5] A Rigorous Study of Measurement Techniques for Negative Bias Temperature Instability
    Grasser, Tibor
    Wagner, Paul-Juergen
    Hehenberger, Philipp
    Goes, Wolfgang
    Kaczer, Ben
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (03) : 526 - 535
  • [6] NBTI degradation and its impact for analog circuit reliability
    Jha, NK
    Reddy, PS
    Sharma, DK
    Rao, VR
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2609 - 2615
  • [7] MATCHING PROPERTIES OF MOS-TRANSISTORS
    PELGROM, MJM
    DUINMAIJER, ACJ
    WELBERS, APG
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1433 - 1440
  • [8] SRAM operational voltage shifts in the presence of gate oxide defects in 90 nm SOI
    Ramadurai, Vinod
    Rohrer, Norman
    Gonzalez, Christopher
    [J]. 2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 270 - +
  • [9] Review and reexamination of reliability effects related to NBTI-induced statistical variations
    Rauch, Stewart E., III
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (04) : 524 - 530
  • [10] A model for gate-oxide breakdown in CMOS inverters
    Rodríguez, R
    Stathis, JH
    Linder, BP
    [J]. IEEE ELECTRON DEVICE LETTERS, 2003, 24 (02) : 114 - 116