Behavioral simulation of fractional-N frequency synthesizers and other PLL circuits

被引：11
作者：
Perrott, MH [1 ]
机构：
[1] MIT, EECS, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2002年 / 19卷 / 04期
关键词：
D O I：
10.1109/MDT.2002.1018136
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Two techniques are presented that allow fast and accurate simulation of fractional-N synthesizers. A uniform time step allows implementation of these techniques in various simulation frameworks, such as Verilog, Matlab, and C or C++ programs. The techniques are also applicable to the simulation of other PLL systems, such as clock and data recovery circuits.
引用
收藏
页码：74 / 83
页数：10
相关论文
共 11 条
[1]  
De Smedt B, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P53
[2]  
DEMIR A, 1994, PROCEEDINGS OF THE IEEE 1994 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P453, DOI 10.1109/CICC.1994.379684
[3]  
HILL A, 1992, RF DESIGN MAR, P131
[4]  
Hinz M, 2000, PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P194, DOI 10.1109/MWSCAS.2000.951618
[5]  
Johns D.A., 2008, Analog integrated circuit design
[6]  
Kundert K.S., 1990, Steady-State Methods for Simulating Analog and Microwave Circuits
[7]  
Oppenheim AV, 1999, DISCRETE TIME SIGNAL, V2nd
[8]   A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation [J].
Perrott, MH ;
Tewksbury, TL ;
Sodini, CG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :2048-2060
[9]  
Perrott MH, 2002, DES AUT CON, P498, DOI 10.1109/DAC.2002.1012676
[10]  
Razavi B., 1996, Design of Monolithic PhaseLocked Loops and Clock Recovery CircuitsA Tutorial
12