MPEG2 video decoder and AC-3 audio decoder LSIs for DVD player

被引:0
|
作者
Yasuda, M
Nishio, T
Toyokura, M
Kawamura, A
Fujiwara, M
Akiyama, T
机构
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We have developed the MPEG2 video decoder and the AC-3 audio decoder LSIs for DVD players. These decoder LSIs together with single 16Mbit SDRAM and D/A converters realize the audio/video processing unit with the world-least number of components for DVD players. The video decoder LSI employs the RISC controller to control the dedicated processing cores and a design to integrate the frame memory and bitstream buffers into single external memory. The audio decoder LSI adopts the 24bit fixed point DSP core and the dedicated AC-3 accelerator circuit and so on to reduce the software processing amount in AC-3 audio decoding.
引用
收藏
页码:114 / 115
页数:2
相关论文
共 50 条
  • [31] An ASIC implementation of the MPEG-2 audio decoder
    Han, SC
    Yoo, SK
    Park, SW
    Jeong, NH
    Kim, JS
    Kim, KS
    Han, YT
    Youn, DH
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (03) : 540 - 545
  • [32] An ASIC implementation of the MPEG-2 audio decoder
    Han, SC
    Yoo, SK
    Jeong, NH
    Park, SW
    Kim, JS
    Han, YT
    Youn, DH
    ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 192 - 193
  • [33] Wordlength optimization of an MPEG-2 audio decoder
    Jeong, MS
    Kim, S
    Sohn, J
    Sung, WY
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 97 - 100
  • [34] Single chip implementation of MPEG2 decoder for HDTV level pictures
    Osaka Univ, Suita-shi, Japan
    IEICE Trans Fund Electron Commun Comput Sci, 3 (330-338):
  • [35] Architecture of dual mode audio filter for AC-3 and MPEG
    Jhung, Y
    Park, S
    INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 206 - 207
  • [36] Single chip implementation of MPEG2 decoder for HDTV level pictures
    Onoye, T
    Masaki, T
    Morimoto, Y
    Sato, Y
    Shirakawa, I
    Matsumura, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (03) : 330 - 338
  • [37] Architecture of dual mode audio filter for AC-3 and MPEG
    Jhung, Y
    Park, S
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (03) : 575 - 585
  • [38] Parallel implementation of MPEG-2 Video decoder
    Sarkar, A
    Saha, K
    Maiti, S
    MULTIMEDIA ON MOBILE DEVICES II, 2006, 6074
  • [39] An MPEG-2 video decoder DSP architecture
    Rudberg, MK
    Wanhammar, L
    1996 IEEE DIGITAL SIGNAL PROCESSING WORKSHOP, PROCEEDINGS, 1996, : 199 - 202
  • [40] An efficient memory arbitration algorithm for a single chip MPEG2 AV decoder
    Takizawa, T
    Hirasawa, M
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2001, 47 (03) : 660 - 665