Multibit non-volatile memory based on WS2 transistor with engineered gate stack

被引:4
|
作者
Zhu, Xinyi [1 ]
He, Longfei [1 ]
Yang, Yafen [1 ]
Zhang, Kai [1 ]
Zhu, Hao [1 ]
Chen, Lin [1 ]
Sun, Qingqing [1 ]
机构
[1] Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
关键词
HIGH-K DIELECTRICS; FLOATING-GATE; FLASH MEMORY; OPTOELECTRONICS; ELECTRONICS; CELLS;
D O I
10.1063/5.0037780
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this work, a prototype of a charge-trapping memory device based on two-dimensional WS2 has been fabricated with an engineered gate stack for multilevel non-volatile memory application. A Si/SiO2/ITO/Al2O3/Ta2O5/Al2O3 stack has been successfully integrated with optimized layer thicknesses for enhanced gate control over the WS2 channel and memory performance. The memory cells exhibited a sufficient memory window, fast programming and erasing speed, and excellent memory retention and endurance. Moreover, stable and discrete memory states have been achieved at small gate voltages. Such excellent memory characteristics originated from the intrinsic properties of the atomically thin WS2 material and the engineered gate stack with clean and robust interfaces. The better thermal stability, higher permittivity, deeper trap level, and relatively smaller bandgap of the Ta2O5 dielectric than other commonly used dielectrics such as SiO2 and Al2O3 also contribute to the memory reliability, which is very attractive for future information and data storage applications.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Investigation of multilayer WS2 flakes as charge trapping stack layers in non-volatile memories
    Wang, Hong
    Ren, Deliang
    Lu, Chao
    Yan, Xiaobing
    APPLIED PHYSICS LETTERS, 2018, 112 (23)
  • [2] Fabrication and characterization of non-volatile transistor memory based on polypeptide as gate dielectric
    Liang, Lijuan
    Li, LianFang
    Wei, Xianfu
    Huang, Beiqing
    Wei, Yen
    1ST INTERNATIONAL CONFERENCE ON NEW MATERIAL AND CHEMICAL INDUSTRY (NMCI2016), 2017, 167
  • [3] Selective floating gate non-volatile paper memory transistor
    Martins, Rodrigo
    Barquinha, P.
    Pereira, L.
    Correia, N.
    Goncalves, G.
    Ferreira, I.
    Fortunato, E.
    PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2009, 3 (09): : 308 - 310
  • [4] Non-Volatile Transistor Memory with a Polypeptide Dielectric
    Liang, Lijuan
    He, Wenjuan
    Cao, Rong
    Wei, Xianfu
    Uemura, Sei
    Kamata, Toshihide
    Nakamura, Kazuki
    Ding, Changshuai
    Liu, Xuying
    Kobayashi, Norihisa
    MOLECULES, 2020, 25 (03):
  • [5] GIMOS - A NON-VOLATILE MOS MEMORY TRANSISTOR
    HSU, ST
    RCA REVIEW, 1981, 42 (03): : 424 - 433
  • [6] Scalable Logic Gate Non-Volatile Memory
    Wang, Lee
    Hsu, Shi-Ming
    2014 14TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2014,
  • [7] Spatial characterization of hot carriers injected into the gate dielectric stack of a MOSFET based non-volatile memory device.
    Shappir, A
    Levy, D
    Geva, G
    Shacham-Diamand, Y
    Lusky, E
    Bloom, I
    Eitan, B
    22ND CONVENTION OF ELECTRICAL AND ELECTRONICS ENGINEERS IN ISRAEL, PROCEEDINGS, 2002, : 58 - 60
  • [8] Atomically engineered, high-speed non-volatile flash memory device exhibiting multibit data storage operations
    Dastgeer, Ghulam
    Nisar, Sobia
    Rasheed, Aamir
    Akbar, Kamran
    Chavan, Vijay D.
    Kim, Deok-kee
    Wabaidur, Saikh Mohammad
    Zulfiqar, Muhammad Wajid
    Eom, Jonghwa
    NANO ENERGY, 2024, 119
  • [9] Back-floating gate non-volatile memory
    Avci, U
    Kumar, A
    Tiwari, S
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 133 - 135
  • [10] Non-volatile memory transistor based on Pt nanocrystals with negative differencial resistance
    Mikhelashvili, V.
    Shneider, Y.
    Meyler, B.
    Atiya, G.
    Yofis, S.
    Cohen-Hyams, T.
    Kaplan, W. D.
    Lisiansky, M.
    Roizin, Y.
    Salzman, J.
    Eisenstein, G.
    JOURNAL OF APPLIED PHYSICS, 2012, 112 (02)