High-speed LDPC Encoder Architecture for Digital Video Broadcasting Systems

被引：0

作者：

Lee, Inki ^{[1
]}

Oh, DeockGil ^{[1
]}

Kim, MinHyuk ^{[2
]}

Jung, Jiwon ^{[2
]}

机构：

[1] Elect & Telecommun Res Inst, Satellite & Wireless Convergence Res Dept, Taejon, South Korea

[2] Korea Maritime Univ, Elect Wave Engn Dept, Pusan, South Korea

来源：

2013 INTERNATIONAL CONFERENCE ON ICT CONVERGENCE (ICTC 2013): FUTURE CREATIVE CONVERGENCE TECHNOLOGIES FOR NEW ICT ECOSYSTEMS | 2013年

关键词：

DVB-S2; LDPC encoder; Memory;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a high-speed LDPC encoder architecture for the DVB-S2 standard. The proposed LDPC encoding architecture is based on parallel 360 bit-wise operations. The key issues for realizing a high speed are two kinds of index addresses and making efficient use of memory. We implemented a half-rate LDPC encoder on an FPGA, and confirmed that its maximum throughput is up to 10 Gbps with a 100 MHz clock.

引用

页码：608 / +

页数：2

共 50 条

[31] A Hybrid Digital Transmitter Architecture for High-Efficiency and High-Speed Applications
Xu, Chen
Su, Xiaolei
Shen, Zhengkun
Wang, Dong
Tan, Yi
Liu, Zexue
Jiao, Hailong
Liu, Junhua
Liao, Huailin
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[32] A high-speed video microsystem
Bouffault, F
Febvre, J
Milan, C
Paindavoine, M
Grapin, JC
MEASUREMENT SCIENCE AND TECHNOLOGY, 1997, 8 (04) : 398 - 402
[33] QUANTIFICATION OF CILIARY BEAT FREQUENCY AND METACHRONY BY HIGH-SPEED DIGITAL VIDEO
SANDERSON, MJ
DIRKSEN, ER
METHODS IN CELL BIOLOGY, VOL 47, 1995, 47 : 289 - 297
[34] TROUBLESHOOTING WITH HIGH-SPEED VIDEO
STAPLEY, D
INDUSTRIAL PHOTOGRAPHY, 1985, 34 (05): : 24 - 25
[35] DIAGNOSTICS FOR HIGH-SPEED VIDEO CIRCUITRY - APPLICATION TO A DIGITAL VIDEOTAPE RECORDER
HERZ, WS
SMPTE JOURNAL, 1988, 97 (10): : 806 - 816
[36] HIGH-SPEED VIDEO INSERTION
JANESS, DC
PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1984, 497 : 68 - 72
[37] Flexible and High-Efficiency LDPC Encoder Architecture for CCSDS Standard
Kang, Jing
An, Junshe
Zhu, Yan
Journal of Physics: Conference Series, 2024, 2833 (01):
[38] Development of the parallel BCH and LDPC encoders architecture for the second generation digital video broadcasting standards with adjustable encoding parameters on FPGA
Tran Van Nghia
2016 INTERNATIONAL CONFERENCE ON ENGINEERING AND TELECOMMUNICATION (ENT 2016), 2016, : 104 - 109
[39] High-speed video haze removal algorithm for embedded systems
El-Hashash, Mostafa M.
Aly, Hussein A.
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (04) : 1117 - 1128
[40] Layout-driven architecture synthesis for high-speed digital filters
Kang, DK
Choo, H
Muhammad, K
Roy, K
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (02) : 203 - 207

← 1 2 3 4 5 →