Chaotic Encoder-Decoder on FPGA for Crypto System

被引：0
|
作者：
Roeksukrungrueang, Chanathip [1 ]
Dittaphong, Xaysamone [2 ]
Khongsomboon, Khamphong [2 ]
Panyanouyong, Nounchan [2 ]
Chivapreecha, Sorawat [1 ]
机构：
[1] King Mongkuts Inst Technol Ladkrabang, Fac Engn, Dept Telecommun Engn, Bangkok 10520, Thailand
[2] Natl Univ Laos, Fac Engn, Dept Elect & Telecommun Engn, Laos PDR, Viangchan, Laos
来源：
2014 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA) | 2014年
关键词：
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
An implementation of chaotic encoder-decoder on FPGA will be proposed in this paper. Overflow non-linearity by using 2's complement number in digital filter causes the phenomenon called "Chaos" in digital filter. An BR filter can be used to chaotic encoder while an FIR filter is used to chaotic decoder. Filter coefficients of both encoder and decoder can be compared to the secret key in private-key crypto system. However, if filter coefficients of chaotic decoder are not same as filter coefficients of chaotic encoder, ciphertext cannot decrypt to get original plaintext. Both chaotic encoder and decoder will be implemented on FPGA to demonstrate the hardware prototype of chaotic crypto system.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] Variational Memory Encoder-Decoder
    Hung Le
    Truyen Tran
    Thin Nguyen
    Venkatesh, Svetha
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 31 (NIPS 2018), 2018, 31
  • [2] VLSI MANCHESTER ENCODER-DECODER SUITS THE ETHERNET SYSTEM
    PITTROFF, L
    COOPER, S
    ELECTRONICS, 1983, 56 (23): : 148 - 150
  • [3] ENCODER-DECODER CHIP PAIR ELIMINATES SYSTEM CROSSTALK
    HAQUE, Y
    GODBOLE, V
    ELECTRONICS, 1980, 53 (18): : 116 - 120
  • [4] Optimizing FPGA-based Convolutional Encoder-Decoder Architecture for Semantic Segmentation
    Yu, Mengqi
    Huang, Hongzhi
    Liu, Hong
    He, Shuyi
    Qiao, Fei
    Luo, Li
    Xie, Fugui
    Liu, Xin-Jun
    Yang, Huazhong
    2019 9TH IEEE ANNUAL INTERNATIONAL CONFERENCE ON CYBER TECHNOLOGY IN AUTOMATION, CONTROL, AND INTELLIGENT SYSTEMS (IEEE-CYBER 2019), 2019, : 1436 - 1440
  • [5] Efficient Decoder Reduction for a Variety of Encoder-Decoder Problems
    van der Putten, Joost
    van der Sommen, Fons
    De With, Peter H. N.
    IEEE ACCESS, 2020, 8 : 169444 - 169455
  • [6] Interpretable Transformations with Encoder-Decoder Networks
    Worrall, Daniel E.
    Garbin, Stephan J.
    Turmukhambetov, Daniyar
    Brostow, Gabriel J.
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV), 2017, : 5737 - 5746
  • [7] Understanding Geometry of Encoder-Decoder CNNs
    Ye, Jong Chul
    Sung, Woon Kyoung
    INTERNATIONAL CONFERENCE ON MACHINE LEARNING, VOL 97, 2019, 97
  • [8] Automated test system for JPEG video encoder-decoder card pairs
    Parish, DJ
    Bashir, O
    COMPUTING & CONTROL ENGINEERING JOURNAL, 1998, 9 (03): : 127 - 132
  • [9] Automated test system for JPEG video encoder-decoder card pairs
    Parish, David J.
    Bashir, Omar
    Computing and Control Engineering Journal, 1998, 9 (03): : 127 - 132
  • [10] Investigation on the Encoder-Decoder Application for Mesh Generation
    Mameli, Marco
    Balloni, Emanuele
    Mancini, Adriano
    Frontoni, Emanuele
    Zingaretti, Primo
    ADVANCES IN COMPUTER GRAPHICS, CGI 2023, PT II, 2024, 14496 : 387 - 400
12345