共 27 条
- [1] [Anonymous], 1994, Logic synthesis
- [3] Bahar R. I., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P625, DOI 10.1109/EDTC.1994.326813
- [6] EEN N, 2005, P SAT
- [7] GUNTZEL JL, 2001, P IEEE LAT AM TEST W, P234
- [8] Estimation of maximum power and instantaneous current using a genetic algorithm [J]. PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 135 - 138