共 12 条
[1]
[Anonymous], P 8 ANN S COMP ARCH
[3]
CHAPMAN R, 1994, P WORKSH LANG COMP T, P135
[5]
ENGBLOM J, 2002, 2002013 UPPS U DEP C
[6]
Bounding loop iterations for timing analysis
[J].
FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS,
1998,
:12-21
[7]
Hennessy John L., 2017, Computer Architecture-A Quantitative Approach
[8]
LUNDQVIST T, 1999, 994 CHALM U TECHN
[9]
MITRA T, 2002, P 15 INT S SYST SYNT
[10]
MULLER F, 1994, P ACM SIGPLAN WORKSH