20-Gbit/s multiplexer and demultiplexer ICs using production-level silicon bipolar transistors

被引:0
作者
Sano, E [1 ]
机构
[1] NTT, Network Innovat Labs, Yokosuka, Kanagawa 2390847, Japan
关键词
Si bipolar transistor; multiplexer; demultiplexer; ECL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
20-Gbit/s multiplexer (MUX) and demultiplexer (DEMUX) ICs are successfully fabricated using production-level high-performance super-self-aligned silicon bipolar transistors (HSSTs) with a unity current gain cutoff frequency of 50 GHz and a maximum oscillation frequency of 65 GHz.
引用
收藏
页码:263 / 265
页数:3
相关论文
共 8 条
  • [1] 3.5 GHZ BANDWIDTH, 30 DB GAIN SI MONOLITHIC AMPLIFIER
    ISHIHARA, N
    KONAKA, S
    KAMOTO, T
    [J]. ELECTRONICS LETTERS, 1989, 25 (03) : 217 - 218
  • [2] KAWANO R, 1995, IEICE T ELECTRON, VE78C, P1203
  • [3] A NOVEL HIGH-SPEED LATCHING OPERATION FLIP-FLOP (HLO-FF) CIRCUIT AND ITS APPLICATION TO A 19-GB/S DECISION CIRCUIT USING A 0.2-MU-M GAAS-MESFET
    MURATA, K
    OTSUJI, T
    SANO, E
    OHHATA, M
    TOGASHI, M
    SUZUKI, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (10) : 1101 - 1108
  • [4] 11 GBIT/S MULTIPLEXER AND DEMULTIPLEXER USING 0.15 MU-M GAAS-MESFETS
    OHHATA, M
    YAMANE, Y
    ENOKI, T
    SUGITANI, S
    KATO, N
    HIRAYAMA, M
    [J]. ELECTRONICS LETTERS, 1990, 26 (07) : 467 - 468
  • [5] Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s
    Rein, HM
    Moller, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1076 - 1090
  • [6] SANO E, 1999, P IPRM 99 MAY, P299
  • [7] Ugajin M, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P735, DOI 10.1109/IEDM.1995.499323
  • [8] Optical repeater circuit design based on InAlAs/InGaAs HEMT digital IC technology
    Yoneyama, M
    Sano, A
    Hagimoto, K
    Otsuji, T
    Murata, K
    Imai, Y
    Yamaguchi, S
    Enoki, T
    Sano, E
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1997, 45 (12) : 2274 - 2282