Quadrature direct digital frequency synthesizers using interpolation-based angle rotation

被引:3
作者
Song, Y [1 ]
Kim, B
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
[2] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
[3] Berkana Wireless Inc, Campbell, CA 95008 USA
关键词
CMOS digital integrated circuits; direct digital synthesis; digital signal processing (DSP) chips; frequency synthesizers; interpolation;
D O I
10.1109/tvlsi.2004.830921
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a quadrature direct digital frequency synthesizer (QDDFS) architecture based on a new phase-to-sine conversion technique. The proposed technique uses polynomial interpolation and rotational transformation in a fine/coarse approach, achieving high-resolution output with a wide spurious-free dynamic range (SFDR). The QDDFS with this technique requires small-sized lookup tables and a simple computational engine. The fine/coarse decomposition significantly reduces the size of required lookup tables, and the polynomial interpolation enables accurate approximation of cosine and sine values. Two prototype QDDFS ICs were fabricated in 0.35-mum CMOS. The final prototype IC produces 16-b cosine and sine outputs with a spectral purity greater than 100-dB. It has a frequency tuning resolution of 0.03-Hz at a 150-MHz sampling rate and consumes 350-mW with a 3.0-V power supply.
引用
收藏
页码:701 / 710
页数:10
相关论文
共 16 条
[1]  
Ahmed H. M., 1989, Proceedings of 9th Symposium on Computer Arithmetic (Cat. No.89CH2757-3), P52, DOI 10.1109/ARITH.1989.72809
[2]   Area-optimized implementation of quadrature direct digital frequency synthesizers on LUT-based FPGAs [J].
Cardells-Tormo, F ;
Valls-Coquillat, J .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (03) :135-138
[3]  
FARROW CW, 1988, P IEEE INT S CIRC SY, V3, P2641, DOI DOI 10.1109/ISCAS.1988.15483
[4]   SPUR-REDUCED DIGITAL SINUSOID SYNTHESIS [J].
FLANAGAN, MJ ;
ZIMMERMAN, GA .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1995, 43 (07) :2254-2262
[5]   A 540-MHZ 10-B POLAR-TO-CARTESIAN CONVERTER [J].
GIELIS, GC ;
VANDEPLASSCHE, R ;
VANVALBURG, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) :1645-1650
[6]   Numerically controlled oscillators with hybrid function generators [J].
Janiszewski, I ;
Hoppe, B ;
Meuth, H .
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2002, 49 (07) :995-1004
[7]   A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range [J].
Madisetti, A ;
Kwentus, AY ;
Willson, AN .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) :1034-1043
[8]  
Nicholas H. T. III, 1987, Proceedings of the 41st Annual Frequency Symposium 1987 (Cat. No.87CH2427-3), P495
[9]   A 150-MHZ DIRECT DIGITAL FREQUENCY-SYNTHESIZER IN 1.25-MU-M CMOS WITH - 90-DBC SPURIOUS PERFORMANCE [J].
NICHOLAS, HT ;
SAMUELI, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1959-1969
[10]  
Rabaey JanM., 1996, DIGITAL INTEGRATED C