Tuning the dipole at the High-κ/SiO2 interface in advanced metal gate stacks

被引:9
|
作者
Charbonnier, M. [1 ]
Leroux, C. [1 ]
Cosnier, V. [2 ]
Besson, P. [2 ]
Martina, F. [1 ]
Ghibaudo, G. [3 ]
Reimbold, G. [1 ]
机构
[1] CEA LETI Minatec, F-38000 Grenoble, France
[2] STMicroelectronics, F-38926 Crolles, France
[3] IMEP, F-38016 Grenoble, France
关键词
Capacitive measurement; Internal photoemission; Dipole; High-kappa; Fermi level pinning;
D O I
10.1016/j.mee.2009.03.105
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Combining two different electrical characterisation methods on the same MOS capacitors, we demonstrate that the flat band voltage of High-kappa metal gate stack is determined by a dipole at the High-kappa/SiO2 interface. Meanwhile, roll-off of flat band voltage, occurring for thin SiO2 inter layer, is also associated to a dipole variation at this same interface. We have measured its value and we show that: this dipole is highly influenced by the High-kappa material in contact with the SiO2. Moreover, we also demonstrate its strong dependence on the process conditions. Finally, for a same metal gate and depending on the High-kappa in contact with SiO2, we show that this dipole can induce up to 1.7 eV variation in the gate effective work function. However, controlling the dipole magnitude remains a strong issue especially for the thinnest EOT. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:1740 / 1742
页数:3
相关论文
共 50 条
  • [31] Comprehensive Study of Quasi-Ballistic Transport in High-κ/Metal Gate nMOSFETs
    Sagong, Hyun Chul
    Kang, Chang Yong
    Sohn, Chang-Woo
    Jeon, Kanghoon
    Jeong, Eui-Young
    Choi, Do-Young
    Baek, Chang-Ki
    Lee, Jeong-Soo
    Lee, Jack C.
    Jeong, Yoon-Ha
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1474 - 1476
  • [32] Memory Characteristics of IrOx Metal Nanocrystals Embedded in High-κAl2O3 Films with IrOx Metal Gate
    Maikap, S.
    Banerjee, W.
    Li, W. -C.
    Yang, J. -R.
    2009 9TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2009, : 378 - 381
  • [33] On the impact of high-κ gate stacks on mobility: A Monte Carlo study including coupled SO phonon-plasmon scattering
    Ferrari, Giulio
    Watling, J. R.
    Roy, S.
    Barker, J. R.
    Asenov, A.
    Zeitzoff, P.
    Bersuker, G.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2007, 6 (1-3) : 1 - 5
  • [34] Recent Findings In Electrical Behavior Of CMOS High-k Dielectric/Metal Gate Stacks
    Ghibaudo, G.
    Coignus, J.
    Charbonnier, M.
    Mitard, J.
    Leroux, C.
    Garros, X.
    Clerc, R.
    Reimbold, G.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 773 - 804
  • [35] Charge Trapping Analysis of Metal/Al2O3/SiO2/Si, Gate Stack for Emerging Embedded Memories
    Khosla, Robin
    Rolseth, Erlend Granbo
    Kumar, Pawan
    Vadakupudhupalayam, Senthil Srinivasan
    Sharma, Satinder K.
    Schulze, Joerg
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 80 - 89
  • [36] Driving force of oxygen-ion migration across high-k/SiO2 interface
    Kunugi, Ryota
    Nakagawa, Nobuhiro
    Watanabe, Takanobu
    APPLIED PHYSICS EXPRESS, 2017, 10 (03)
  • [37] High-κ Samarium-Based Metal-Organic Framework for Gate Dielectric Applications
    Pathak, Abhishek
    Chiou, Guan Ru
    Gade, Narsinga Rao
    Usman, Muhammad
    Mendiratta, Shruti
    Luo, Tzuoo-Tsair
    Tseng, Tien Wen
    Chen, Jenq-Wei
    Chen, Fu-Rong
    Chen, Kuei-Hsien
    Chen, Li-Chyong
    Lu, Kuang-Lieh
    ACS APPLIED MATERIALS & INTERFACES, 2017, 9 (26) : 21872 - 21878
  • [38] Image Charge and Dipole Combination Model for the Schottky Barrier Tuning at the Dopant Segregated Metal/Semiconductor Interface
    Geng, Li
    Magyari-Koepe, Blanka
    Nishi, Yoshio
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (09) : 963 - 965
  • [39] Impact of CVD chemistry on band alignment at the MoS2/SiO2 interface
    Tummala, P. P.
    Delie, G.
    Cataldo, A.
    Ghomi, S.
    Martella, C.
    Ferrini, G.
    Molle, A.
    Lamperti, A.
    Afanas'ev, V. V.
    SOLID-STATE ELECTRONICS, 2023, 209
  • [40] Ultrathin EOT high-κ/metal gate devices for future technologies: Challenges, achievements and perspectives (invited)
    Ragnarsson, L. -A.
    Chiarella, T.
    Togo, M.
    Schram, T.
    Absil, P.
    Hoffmann, T.
    MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1317 - 1322