Tuning the dipole at the High-κ/SiO2 interface in advanced metal gate stacks

被引:9
|
作者
Charbonnier, M. [1 ]
Leroux, C. [1 ]
Cosnier, V. [2 ]
Besson, P. [2 ]
Martina, F. [1 ]
Ghibaudo, G. [3 ]
Reimbold, G. [1 ]
机构
[1] CEA LETI Minatec, F-38000 Grenoble, France
[2] STMicroelectronics, F-38926 Crolles, France
[3] IMEP, F-38016 Grenoble, France
关键词
Capacitive measurement; Internal photoemission; Dipole; High-kappa; Fermi level pinning;
D O I
10.1016/j.mee.2009.03.105
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Combining two different electrical characterisation methods on the same MOS capacitors, we demonstrate that the flat band voltage of High-kappa metal gate stack is determined by a dipole at the High-kappa/SiO2 interface. Meanwhile, roll-off of flat band voltage, occurring for thin SiO2 inter layer, is also associated to a dipole variation at this same interface. We have measured its value and we show that: this dipole is highly influenced by the High-kappa material in contact with the SiO2. Moreover, we also demonstrate its strong dependence on the process conditions. Finally, for a same metal gate and depending on the High-kappa in contact with SiO2, we show that this dipole can induce up to 1.7 eV variation in the gate effective work function. However, controlling the dipole magnitude remains a strong issue especially for the thinnest EOT. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:1740 / 1742
页数:3
相关论文
共 50 条
  • [1] Interface Dipole Cancellation in SiO2/High-k/SiO2/Si Gate Stacks
    Hibino, Shinya
    Nishimura, Tomonori
    Nagashio, Kosuke
    Kita, Koji
    Toriumi, Akira
    DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 159 - 163
  • [2] Interface stability in advanced high-κ-metal-gate stacks
    Adelmann, C.
    Franquet, A.
    Conard, T.
    Witters, T.
    Ferain, I.
    Meersschaut, J.
    Jurczak, M.
    De Meyer, K.
    Kittl, J. A.
    Van Elshocht, S.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (03): : 1021 - 1025
  • [3] A comparative study of hfTaON/SiO2 and HfON/SiO2 gate stacks with TaN metal gate for advanced CMOS applications
    Yu, Xiongfei
    Yu, Mingbin
    Zhu, Chunxiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (02) : 284 - 290
  • [4] A Study on Evaluation of Interface Defect Density on High-κ/SiO2/Si and SiO2/Si Gate Stacks using Scanning Nonlinear Dielectric Microscopy
    Suzuki, Koharu
    Yamasue, Kohei
    Cho, Yasuo
    2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 118 - 121
  • [5] Interface trap density in amorphous La2Hf2O7/SiO2 high-κ gate stacks on Si
    Mereu, B
    Dimoulas, A
    Vellianitis, G
    Apostolopoulos, G
    Scholz, R
    Alexe, M
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2005, 80 (02): : 253 - 257
  • [6] Interface trap density in amorphous La2Hf2O7/SiO2 high-κ gate stacks on Si
    B. Mereu
    A. Dimoulas
    G. Vellianitis
    G. Apostolopoulos
    R. Scholz
    M. Alexe
    Applied Physics A, 2005, 80 : 253 - 257
  • [7] Interface dipole engineering in metal gate/high-k stacks
    CHU Paul K
    Chinese Science Bulletin, 2012, 57 (22) : 2872 - 2878
  • [8] Interface dipole engineering in metal gate/high-k stacks
    Huang AnPing
    Zheng XiaoHu
    Xiao ZhiSong
    Wang Mei
    Di ZengFeng
    Chu, Paul K.
    CHINESE SCIENCE BULLETIN, 2012, 57 (22): : 2872 - 2878
  • [9] Built-in interface in high-κ gate stacks
    Hiratani, M
    Torii, K
    Shimamoto, Y
    Saito, SI
    APPLIED SURFACE SCIENCE, 2003, 216 (1-4) : 208 - 214
  • [10] Carrier scattering by workfunction fluctuations and interface dipoles in high-κ/metal gate stacks
    Zeng, Zaiping
    Triozon, Francois
    Niquet, Yann-Michel
    2016 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2016, : 369 - 372