共 50 条
- [41] Power-optimal simultaneous buffer insertion/sizing and wire sizing ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 581 - 586
- [42] The effect of router buffer size on HighSpeed TCP performance GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2004, : 1617 - 1621
- [43] Influence of the Router Buffer on Online Games Traffic Multiplexing PROCEEDINGS OF THE 2011 INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2011, : 253 - 258
- [46] RoB-Router : Low Latency Network-on-Chip Router Microarchitecture Using Reorder Buffer 2016 IEEE 24TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2016, : 68 - 75
- [48] Buffer sizing for crosstalk induced delay uncertainty INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 750 - 759
- [49] Buffer sizing and critical chain project management Jisuanji Jicheng Zhizao Xitong, 2008, 5 (1029-1035):