Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects

被引：10

作者：

Weng, Shih-Hung ^{[1
]}

Zhang, Yulei ^{[2
]}

Buckwalter, James F. ^{[2
]}

Cheng, Chung-Kuan ^{[1
]}

机构：

[1] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92037 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92037 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2014年 / 22卷 / 04期

基金：

美国国家科学基金会;

关键词：

Continuous-time linear equalizer (CTLE); driver-receiver codesign; global link analysis; on-chip transmission-line; PERFORMANCE;

D O I：

10.1109/TVLSI.2013.2255070

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel equalized global link architecture and driver-receiver codesign flow are proposed for high-speed and low-energy on-chip communication by utilizing a continuous-time linear equalizer (CTLE). The proposed global link is analyzed using a linear system method, and the formula of CTLE eye opening is derived to provide high-level design guidelines and insights. Compared with the separate driver-receiver design flow, over 50% energy reduction is observed. The final optimal solution achieves 20-Gb/s signaling over 10 mm, 2.6-mu m pitch on-chip transmission line with 15.5-ps/mm latency and 0.196-pJ/b energy using 45-nm technology. Monte Carlo simulation also shows that 3 sigma/mu for power and delay variation in the proposed global link are 13.1% and 4.6%, respectively.

引用

页码：938 / 942

页数：5

共 50 条

[21] Innovative Model for the Efficiency Optimization for High-Speed Trains through the Recovery of Braking Energy
Butini, Elisa
Frilli, Amedeo
Meli, Enrico
Nocciolini, Daniele
Panconi, Simone
Pugi, Luca
Rindi, Andrea
Romani, Benedetta
RAILWAY DEVELOPMENT, OPERATIONS, AND MAINTENANCE: PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON RAIL TRANSPORTATION 2017 (ICRT 2017), 2018, : 226 - 236
[22] INTEGRATED TRANSMITTER AND RECEIVER MODULES PROVIDE HIGH-SPEED COMMUNICATIONS
CHEN, BU
LASER FOCUS-ELECTRO-OPTICS, 1987, 23 (04): : 176 - &
[23] A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks
Lee, KM
Lee, SJ
Yoo, HJ
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 453 - 456
[24] High-performance current mode receiver design for on-chip VLSI interconnects
Agrawal, Yash
Chandel, Rajeevan
Dhiman, Rohit
Advances in Intelligent Systems and Computing, 2015, 343 : 527 - 536
[25] High-efficiency, high-speed VCSELs for optical interconnects
Chang, Yu-Chia
Coldren, Larry A.
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2009, 95 (04): : 1033 - 1037
[26] High-efficiency, high-speed VCSELs for optical interconnects
Yu-Chia Chang
Larry A. Coldren
Applied Physics A, 2009, 95 : 1033 - 1037
[27] High speed current-mode signaling circuits for on-chip interconnects
Katoch, A
Veendrick, H
Seevinck, E
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4138 - 4141
[28] Accurate analysis of switching patterns in high speed on-chip global interconnects
Roy, Abinash
Jha, Sharada
Chowdhury, Masud H.
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 705 - 708
[29] High-speed circuits employing on-chip magnetic components
Black, WC
Fayfield, RT
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 156 - 161
[30] High-speed on-chip interconnect modeling for circuit simulation
Caputa, P
Alvandpour, A
Svensson, C
22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 143 - 146

← 1 2 3 4 5 →