S-parameter Models for transient simulation in Verilog-A

被引：0

作者：

Maier, Tobias ^{[1
]}

Droste, Dirk ^{[1
]}

Siegel, Michael ^{[2
]}

机构：

[1] Robert Bosch GmbH, Reutlingen, Germany

[2] IMS KIT, Karlsruhe, Germany

来源：

2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a new method to model analog modules for transient simulations with their S-parameters and DC behavior. The model can be used for verification of analog circuits in a system simulation where the modeling is necessary to speed up transient simulations in analog domain for systems like Sigma Delta modulators (SDM) or DC/DC converters. The model includes circuitry to separate DC from AC in transient simulations to test various distortions on system level, like the power supply rejection. It is functional and shows high speed up for certain simulations.

引用

页码：249 / 252

页数：4

共 50 条

[31] Generic models for the simulation of discrete time and continuous time delta-sigma digital to analog converters by the use of Verilog-A
Auer, M.
Wurzinger, Ch.
ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2008, 125 (04): : 123 - 125
[32] Review-Simulation of A/D Circuits Based on CNTFETs both in SPICE and Verilog-A
Marani, R.
Perri, A. G.
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (03)
[33] An Implementation of a simplified version of the EKV MOSFET Model in Matlab and Verilog-A for simulation in Cadence
Angelov, G.
Hristov, M.
2008 IEEE 11TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS, 2008, : 208 - 211
[34] Rapid simulation of current steering digital-to-analog converters using Verilog-A
Shanmugasundaram, Murali
Pavan, Shanthi
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 201 - 204
[35] Language-based modeling and simulation in Verilog-A: A case study of gimbal systems
Ahmadi, R
Smith, RD
Rubin, L
Zarkesh, AM
AIAA MODELING AND SIMULATION TECHNOLOGIES CONFERENCE: A COLLECTION OF TECHNICAL PAPERS, 1999, : 383 - 389
[36] An Experimentally-Validated Verilog-A SPAD Model Extracted from TCAD Simulation
Manuel Lopez-Martinez, Juan
Vornicu, Ion
Carmona-Galan, Ricardo
Rodriguez-Vazquez, Angel
2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 137 - 140
[37] A Tunnel-FET device model based on Verilog-A applied to circuit simulation
Rangel, R. S.
Agopian, P. G. D.
Martino, J. A.
2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2018,
[38] Simulation of Piecewise-Linear One-Dimensional Chaotic Maps by Verilog-A
Valtierra Sanchez de la Vega, Jose Luis
Tlelo-Cuautle, Esteban
IETE TECHNICAL REVIEW, 2015, 32 (04) : 304 - 310
[39] Flavor dependence of the S-parameter
Di Chiara, Stefano
Pica, Claudio
Sannino, Francesco
PHYSICS LETTERS B, 2011, 700 (3-4) : 229 - 235
[40] Measurement and Simulation of the Induced Current on a Wire Using S-Parameter Method
Rajamani, Vignesh
West, James C.
Bunting, Charles F.
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2014, 56 (02) : 303 - 310

← 1 2 3 4 5 →