Fluctuation Analysis of Parasitic Resistance in FinFETs With Scaled Fin Thickness

被引:19
作者
Matsukawa, Takashi [1 ]
Endo, Kazuhiko [1 ]
Ishikawa, Yuki [1 ]
Yamauchi, Hiromi [1 ]
O'uchi, Shinichi [1 ]
Liu, Yongxun [1 ]
Tsukada, Junichi [1 ]
Ishii, Kenichi [1 ]
Sakamoto, Kunihiro [1 ]
Suzuki, Eiichi [1 ]
Masahara, Meishoku [1 ]
机构
[1] AIST, Nanoelect Res Inst, Ibaraki 3058568, Japan
关键词
Doping; extension; FinFET; fluctuation; parasitic resistance; source-drain (S/D);
D O I
10.1109/LED.2009.2014180
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Measurement-based analysis of the parasitic resistance (R-para) of FinFETs was extended to Investigation of R-para. fluctuation, which could cause severe on-current variation. Rparfo was obtained from the Intercept in the linear relationship between measured on-resistance and gate length for FirtFETs of various dimensions. A significant increase in R-para is observed for fin thickness below 25 nm due to dopant loss from the ultrathin extension during processing. R-para variation was evaluated for 45 FinFETs with an average fin thickness of 16 nm. Significant Rpara variation is observed and correlates with the variation of fin thickness.
引用
收藏
页码:407 / 409
页数:3
相关论文
共 12 条
[1]  
[Anonymous], IEDM
[2]   Minimization of specific contact resistance in multiple gate NFETs by selective epitaxial growth of Si in the HDD regions [J].
Dixit, A. ;
Anil, K. G. ;
Rooyackers, R. ;
Leys, F. ;
Kaiser, M. ;
Collaert, N. ;
De Meyer, K. ;
Jurczak, M. ;
Biesemans, S. .
SOLID-STATE ELECTRONICS, 2006, 50 (04) :587-593
[3]   Improved fin width scaling in fully-depleted FinFETs by source-drain implant optimization [J].
Duffy, R. ;
van Dal, M. J. H. ;
Pawlak, B. J. ;
Collaert, N. ;
Witters, L. ;
Rooyackers, R. ;
Kaiser, M. ;
Weemaes, R. G. R. ;
Jurczak, M. ;
Lander, R. J. P. .
ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, :334-+
[4]   Experimental evaluation of effects of channel doping on characteristics of FinFETs [J].
Endo, Kazuhiko ;
Ishikawa, Yuki ;
Liu, Yongxum ;
Masahara, Meishoku ;
Matsukawa, Takashi ;
O'uchi, Shin-Ichi ;
Ishii, Kenichi ;
Yamauchi, Hiromi ;
Tsukada, Junichi ;
Suzuki, Eiichi .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) :1123-1125
[5]  
Hisamoto D, 2000, IEEE T ELECTRON DEV, V47, P2320, DOI 10.1109/16.887014
[6]   Extension and source/drain design for high-performance FinFET devices [J].
Kedzierski, J ;
Ieong, M ;
Nowak, E ;
Kanarsky, TS ;
Zhang, Y ;
Roy, R ;
Boyd, D ;
Fried, D ;
Wong, HSP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) :952-958
[7]  
LIU YX, 2006, IEDM, P989
[8]   Experimental study on performance improvement in dopant-segregated schottky metal-oxide-semiconductor field-effect transistors [J].
Nishi, Yoshifumi ;
Kinoshita, Atsuhiro ;
Hagishima, DaiSlike ;
Koga, Junji .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (01) :99-103
[9]  
O'uchi S, 2008, INT EL DEVICES MEET, P709
[10]   CALCULATED THRESHOLD-VOLTAGE CHARACTERISTICS OF AN XMOS TRANSISTOR HAVING AN ADDITIONAL BOTTOM GATE [J].
SEKIGAWA, T ;
HAYASHI, Y .
SOLID-STATE ELECTRONICS, 1984, 27 (8-9) :827-828