共 21 条
[1]
Abdulla PA, 2000, LECT NOTES COMPUT SC, V1785, P411
[2]
[Anonymous], 1993, Symbolic Model Checking
[3]
Biere A, 2011, LECT NOTES ARTIF INT, V6803, P101, DOI 10.1007/978-3-642-22438-6_10
[4]
Brauer Jorg, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P191, DOI 10.1007/978-3-642-22110-1_17
[5]
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[6]
Chauhan P., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P293
[7]
Clarke EM, 1999, MODEL CHECKING, P1
[8]
Effective preprocessing in SAT through variable and clause elimination
[J].
THEORY AND APPLICATIONS OF SATISFIABILITY TESTING, PROCEEDINGS,
2005, 3569
:61-75
[9]
Efficient SAT-based unbounded symbolic model checking using circuit cofactoring
[J].
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS,
2004,
:510-517
[10]
Gelder A. V., 1998, P 5 INT S ART INT S